A Multiscroll Chaotic Attractors with Arrangement of Saddle-Shapes and Its Field Programmable Gate Array (FPGA) Implementation

被引:8
|
作者
Wang, Faqiang [1 ]
Xiao, Yufang [1 ]
机构
[1] Xi An Jiao Tong Univ, State Key Lab Elect Insulat & Power Equipment, Sch Elect Engn, Xian 710049, Peoples R China
基金
中国国家自然科学基金;
关键词
DSP IMPLEMENTATION; FOLDED TORUS; SYSTEM; DESIGN; TIME; GENERATION; FAMILY; SCHEME;
D O I
10.1155/2020/9169242
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
Based on the step function and signum function, a chaotic system which can generate multiscroll chaotic attractors with arrangement of saddle-shapes is proposed and the stability of its equilibrium points is analyzed. The under mechanism for the generation of multiscroll chaotic attractors and the reason for the arrangement of saddle shapes and being symmetric abouty-axis are presented, and the rule for controlling the number of scroll chaotic attractors with saddle shapes is designed. Based on the core chips including Altera Cyclone IV EP4CE10F17C8 Field Programmable Gate Array and Digital to Analog Converter chip AD9767, the peripheral circuit and the Verilog Hardware Description Language program for realization of the proposed multiscroll chaotic system is constructed and some experimental results are presented for confirmation. The research result shows that the occupation of multipliers and Phase-Locked Loops in Field Programmable Gate Array is zero.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Field programmable gate array (FPGA) based baseline JPEG decoder
    Yusof, ZM
    Aspar, Z
    Suleiman, I
    IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : B218 - B220
  • [22] Implementation of dynamic matrix control on field programmable gate array
    Lan J.
    Li D.-W.
    Yang N.
    Xi Y.-G.
    Journal of Shanghai Jiaotong University (Science), 2011, 16 (4) : 441 - 446
  • [23] Implementation of Dynamic Matrix Control on Field Programmable Gate Array
    兰建
    李德伟
    杨楠
    席裕庚
    Journal of Shanghai Jiaotong University(Science), 2011, 16 (04) : 441 - 446
  • [24] Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology
    Zhou, Wu-Jie
    Yu, Si-Min
    Wuli Xuebao/Acta Physica Sinica, 2008, 57 (08): : 4738 - 4747
  • [25] Design and implementation of chaotic generators based on IEEE-754 standard and field programmable gate array technology
    Zhou Wu-Jie
    Yu Si-Min
    ACTA PHYSICA SINICA, 2008, 57 (08) : 4738 - 4747
  • [26] Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor
    Chan, Yee Kit
    Lee, Yung Chong
    Koo, Voon Chet
    APPLIED SCIENCES-BASEL, 2022, 12 (04):
  • [27] Implementation of data cache block (DCB) in shared processor using field-programmable gate array (FPGA)
    Karthick, R.
    Meenalochini, P.
    JOURNAL OF THE NATIONAL SCIENCE FOUNDATION OF SRI LANKA, 2020, 48 (04): : 475 - 479
  • [28] Field programmable gate array implementation of neuronal ion channel dynamics
    Mak, TS
    Rachmuth, G
    Lam, KP
    Poon, CS
    2005 2ND INTERNATINOAL IEEE/EMBS CONFERENCE ON NEURAL ENGINEERING, 2005, : 144 - 148
  • [29] Field Programmable Gate Array Implementation of Digital Filter for Cochlear Implant
    Devi, Sarungbam Sanahanbi
    Chakraborty, Madhuparna
    JameerPatan, Roshan
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1511 - 1515
  • [30] Multiband Broadband Modulator Implementation on Field-Programmable Gate Array
    Castro, Cristhian
    Gordon, Carlos
    Encalada, Patricio
    Cumbajin, Myriam
    APPLIED TECHNOLOGIES (ICAT 2019), PT III, 2020, 1195 : 318 - 330