A Multiscroll Chaotic Attractors with Arrangement of Saddle-Shapes and Its Field Programmable Gate Array (FPGA) Implementation

被引:8
|
作者
Wang, Faqiang [1 ]
Xiao, Yufang [1 ]
机构
[1] Xi An Jiao Tong Univ, State Key Lab Elect Insulat & Power Equipment, Sch Elect Engn, Xian 710049, Peoples R China
基金
中国国家自然科学基金;
关键词
DSP IMPLEMENTATION; FOLDED TORUS; SYSTEM; DESIGN; TIME; GENERATION; FAMILY; SCHEME;
D O I
10.1155/2020/9169242
中图分类号
O1 [数学];
学科分类号
0701 ; 070101 ;
摘要
Based on the step function and signum function, a chaotic system which can generate multiscroll chaotic attractors with arrangement of saddle-shapes is proposed and the stability of its equilibrium points is analyzed. The under mechanism for the generation of multiscroll chaotic attractors and the reason for the arrangement of saddle shapes and being symmetric abouty-axis are presented, and the rule for controlling the number of scroll chaotic attractors with saddle shapes is designed. Based on the core chips including Altera Cyclone IV EP4CE10F17C8 Field Programmable Gate Array and Digital to Analog Converter chip AD9767, the peripheral circuit and the Verilog Hardware Description Language program for realization of the proposed multiscroll chaotic system is constructed and some experimental results are presented for confirmation. The research result shows that the occupation of multipliers and Phase-Locked Loops in Field Programmable Gate Array is zero.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A memristor-based chaotic system and its field programmable gate array implementation
    Xu Ya-Ming
    Wang Li-Dan
    Duan Shu-Kai
    ACTA PHYSICA SINICA, 2016, 65 (12)
  • [2] Implementation of a new chaotic system based on field programmable gate array
    Shao Shu-Yi
    Min Fu-Hong
    Wu Xue-Hong
    Zhang Xin-Guo
    ACTA PHYSICA SINICA, 2014, 63 (06)
  • [3] Implementation of Face Recognition Algorithm on Field Programmable Gate Array (FPGA)
    Sustersic, Tijana
    Peulic, Aleksandar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (08)
  • [4] Implementation of Digital PID controller in Field Programmable Gate Array (FPGA)
    Subasri, V.
    Lavanya, K.
    Umamaheswari, B.
    INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONIC S, 2006, : 172 - 176
  • [5] Clock Gating Implementation on commercial Field Programmable Gate Array (FPGA)
    Tan, Beng-Liong
    Lee, Wai-Kong
    Mok, Kai-Ming
    Goh, Hock-Guan
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 102 - 106
  • [6] Implementation of Partial Synchronization of Different Chaotic Systems by Field Programmable Gate Array
    Eroglu, Can
    Savaci, F. Acar
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 559 - 562
  • [7] A new intelligent hardware implementation based on field programmable gate array for chaotic systems
    Tuntas, Remzi
    APPLIED SOFT COMPUTING, 2015, 35 : 237 - 246
  • [8] Lorenz chaotic model using Filed Programmable Gate Array (FPGA)
    Aseeri, MA
    Sobhy, MI
    Lee, P
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 527 - 530
  • [9] An Efficient Implementation of Generalized Extreme Studentized Deviate (GESD) on Field Programmable Gate Array (FPGA)
    Priyantini, Dwi Teguh
    Wardhana, Yulistiyan
    Alhamidi, Machmud Roby
    Purnomo, Dwi M. J.
    Aprinaldi
    Mursanto, Petrus
    Jatmiko, Wisnu
    2015 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, AND SYSTEMS (ICCCS), 2015, : 14 - 18
  • [10] An Automatic Test Approach for Field Programmable Gate Array (FPGA)
    Ruan, A. W.
    Liao, Y. B.
    Li, P.
    Li, W.
    Li, W. C.
    PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 352 - 355