Design of three high-performance concurrent systolic arrays for band matrix multiplication

被引:0
|
作者
Yang, Y [1 ]
Zhao, WQ [1 ]
机构
[1] Fudan Univ, Microelect Dept, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源
CHINESE JOURNAL OF ELECTRONICS | 2005年 / 14卷 / 04期
关键词
systolic array; band matrix multiplication; operation speed; cell efficiency; parallel operation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Band matrix multiplication is widely used in the concurrent system. But traditional Kung-Leiserson systolic array for band matrix multiplication cannot realize high cell efficiency because only about 1/3 cells are operated in each step. Thus three alternative designs are presented based on the ideas of "Matrix compression" and "Super pipelined". These new arrays arrange and compress the data matrix skillfully, and add the Processing elements (PE) or readjust the operation sequence to increase the cell efficiency. These changes realize higher cell efficiency and faster operation speed with more intricate architectures. The results show that the best systolic array for band matrix multiplication can use almost 100% processing elements in each step, which is nearly triplication of the traditional Kung-Leiserson system. Also, these modifications increase the operation speed and at best spend only 1/3 processing time to complete the multiplication operation.
引用
收藏
页码:559 / 563
页数:5
相关论文
共 50 条
  • [21] A family of bidirectional systolic arrays for matrix-vector multiplication
    Milovanovic, IZ
    Milovanovic, EI
    Tokic, TI
    Stojanovic, NM
    Stojcev, MK
    MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE, PROCEEDINGS, 2002, : 90 - 92
  • [22] Orthogonal fault-tolerant systolic arrays for matrix multiplication
    Milovanovic, I. Z.
    Milovanovic, E. I.
    Stojcev, M. K.
    Bekakos, M. P.
    MICROELECTRONICS RELIABILITY, 2011, 51 (03) : 711 - 725
  • [23] A high-performance matrix–matrix multiplication methodology for CPU and GPU architectures
    Vasilios Kelefouras
    A. Kritikakou
    Iosif Mporas
    Vasilios Kolonias
    The Journal of Supercomputing, 2016, 72 : 804 - 844
  • [24] Forty-three ways of systolic matrix multiplication
    Milovanovic, I. Z.
    Bekakos, M. P.
    Tselepis, I. N.
    Milovanovic, E. I.
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2010, 87 (06) : 1264 - 1276
  • [25] SYSTOLIC ALGORITHMS FOR MATRIX MULTIPLICATION ON SPACE OPTIMAL 1D SYSTOLIC ARRAYS
    Randjelovic, B. M.
    Milovanovic, E. I.
    Milovanovic, I. Z.
    FACTA UNIVERSITATIS-SERIES MATHEMATICS AND INFORMATICS, 2014, 29 (03): : 243 - 259
  • [26] Sampled Dense Matrix Multiplication for High-Performance Machine Learning
    Nisa, Israt
    Sukumaran-Rajam, Aravind
    Kurt, Sureyya Emre
    Hong, Changwan
    Sadayappan, P.
    2018 IEEE 25TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2018, : 32 - 41
  • [27] Anatomy of High-Performance Many-Threaded Matrix Multiplication
    Smith, Tyler M.
    van de Geijn, Robert
    Smelyanskiy, Mikhail
    Hammond, Jeff R.
    Van Zee, Field G.
    2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [28] A High-Performance Accelerator for Floating-Point Matrix Multiplication
    Jia, Xun
    Wu, Gunning
    Xie, Xianghui
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 396 - 402
  • [29] A high-performance matrix-matrix multiplication methodology for CPU and GPU architectures
    Kelefouras, Vasilios
    Kritikakou, A.
    Mporas, Iosif
    Kolonias, Vasilios
    JOURNAL OF SUPERCOMPUTING, 2016, 72 (03): : 804 - 844
  • [30] A fast algorithm for matrix multiplication and its efficient realization on systolic arrays
    Elfimova L.D.
    Kapitonova Y.V.
    Cybernetics and Systems Analysis, 2001, 37 (1) : 109 - 121