Design of three high-performance concurrent systolic arrays for band matrix multiplication

被引:0
|
作者
Yang, Y [1 ]
Zhao, WQ [1 ]
机构
[1] Fudan Univ, Microelect Dept, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源
CHINESE JOURNAL OF ELECTRONICS | 2005年 / 14卷 / 04期
关键词
systolic array; band matrix multiplication; operation speed; cell efficiency; parallel operation;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Band matrix multiplication is widely used in the concurrent system. But traditional Kung-Leiserson systolic array for band matrix multiplication cannot realize high cell efficiency because only about 1/3 cells are operated in each step. Thus three alternative designs are presented based on the ideas of "Matrix compression" and "Super pipelined". These new arrays arrange and compress the data matrix skillfully, and add the Processing elements (PE) or readjust the operation sequence to increase the cell efficiency. These changes realize higher cell efficiency and faster operation speed with more intricate architectures. The results show that the best systolic array for band matrix multiplication can use almost 100% processing elements in each step, which is nearly triplication of the traditional Kung-Leiserson system. Also, these modifications increase the operation speed and at best spend only 1/3 processing time to complete the multiplication operation.
引用
收藏
页码:559 / 563
页数:5
相关论文
共 50 条
  • [1] High-performance systolic arrays for band matrix multiplication
    Yang, Y
    Zhao, WQ
    Inoue, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1130 - 1133
  • [2] AxSA: On the Design of High-Performance and Power-Efficient Approximate Systolic Arrays for Matrix Multiplication
    Haroon Waris
    Chenghua Wang
    Weiqiang Liu
    Fabrizio Lombardi
    Journal of Signal Processing Systems, 2021, 93 : 605 - 615
  • [3] AxSA: On the Design of High-Performance and Power-Efficient Approximate Systolic Arrays for Matrix Multiplication
    Waris, Haroon
    Wang, Chenghua
    Liu, Weiqiang
    Lombardi, Fabrizio
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (06): : 605 - 615
  • [4] THE DESIGN OF CONCURRENT ERROR DIAGNOSABLE SYSTOLIC ARRAYS FOR BAND MATRIX MULTIPLICATIONS
    CHAN, SW
    WEY, CL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 21 - 37
  • [5] Design of Linear Systolic Arrays for Matrix Multiplication
    Milovanovic, Emina I.
    Stojcev, Mile K.
    Milovanovic, Igor Z.
    Nikolic, Tatjana R.
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2014, 14 (01) : 37 - 42
  • [6] The design of optimal planar systolic arrays for matrix multiplication
    Milentijevic, IZ
    Milovanovic, IZ
    Milovanovic, EI
    Stojcev, MK
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1997, 33 (06) : 17 - 35
  • [7] Design of a high-performance tensor-matrix multiplication with BLAS
    Bassoy, Cem Savas
    JOURNAL OF COMPUTATIONAL SCIENCE, 2025, 87
  • [8] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    Milovanovic, E. I.
    Bekakos, M. P.
    Milovanovic, I. Z.
    JOURNAL OF SUPERCOMPUTING, 2009, 49 (03): : 269 - 290
  • [9] Synthesis of space optimal systolic arrays for band matrix-vector multiplication
    E. I. Milovanović
    M. P. Bekakos
    I. Ž. Milovanović
    The Journal of Supercomputing, 2009, 49 : 269 - 290
  • [10] Anatomy of high-performance matrix multiplication
    Goto, Kazushige
    Van De Geijn, Robert A.
    ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2008, 34 (03):