FORTUNA-A framework for the design and development of hardware-based secure systems

被引:0
|
作者
Gallo, Roberto [1 ]
Kawakami, Henrique [1 ]
Dahab, Ricardo [1 ]
机构
[1] Univ Estadual Campinas, Campinas, SP, Brazil
基金
巴西圣保罗研究基金会;
关键词
Hardware-based security; Information security; Formal methods for security; Security metrics; Security evaluation tool; ARCHITECTURE; PROCESSOR;
D O I
10.1016/j.jss.2013.03.059
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Security requires a holistic view. In this work we contribute to this goal by taking a new viewpoint, with the proposal of the logic-probabilistic framework FORTUNA to support the design and development of hardware-based-security systems (HwESS). It extends and further substantiates our ideas presented in a previous conference paper (Gallo et al., 2011). Our contributions in this article are: (a) to extend and validate FORTUNA, and (b) to illustrate its effectiveness uncovering an unreported SPARC V8 architectural security flaw. (c) 2013 Elsevier Inc. All rights reserved.
引用
收藏
页码:2063 / 2076
页数:14
相关论文
共 50 条
  • [21] Secure Multiparty Data Sharing in the Cloud using Hardware-based TPM Devices
    Thilakanathan, Danan
    Calvo, Rafael A.
    Chen, Shiping
    Nepal, Surya
    Liu, Dongxi
    Zic, John
    2014 IEEE 7TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING (CLOUD), 2014, : 224 - 231
  • [22] Hyperion: Hardware-Based High-Performance and Secure System for Container Networks
    You, Myoungsung
    Seo, Minjae
    Kim, Jaehan
    Shin, Seungwon
    Nam, Jaehyun
    IEEE TRANSACTIONS ON CLOUD COMPUTING, 2024, 12 (03) : 844 - 858
  • [23] A Lightweight Architecture for Hardware-Based Security in the Emerging Era of Systems of Systems
    Mexis, Nico
    Anagnostopoulos, Nikolaos Athanasios
    Chen, Shuai
    Bambach, Jan
    Arul, Tolga
    Katzenbeisser, Stefan
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 17 (03)
  • [24] The design and implementation of MTT - A hardware-based memory trace tool
    Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
    不详
    Tien Tzu Hsueh Pao, 2008, 8 (1519-1525):
  • [25] Design Optimization for Hardware-Based Message Filters in Broadcast Buses
    Schoenberger, Lea
    von der Brueggen, Georg
    Schirmeier, Horst
    Chen, Jian-Jia
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 606 - 609
  • [26] Investigation and Design of the Efficient Hardware-based RNG for Cryptographic Applications
    Razy, Ahmad Firdaus Mohamad
    Naziri, Siti Zarina Md
    Ismail, Rizalafande Che
    Idris, Norina
    2014 2ND INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN (ICED), 2014, : 255 - 260
  • [27] Design, Implementation and Analysis of Efficient Hardware-based Security Primitives
    Anandakumar, N. Nalla
    Sanadhya, Somitra Kumar
    Hashmi, Mohammad S.
    2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 198 - 199
  • [28] Development of an online platform for hardware-based laboratories in Engineering studies
    Lopez-Colino, Fernando
    Sanchez, Alberto
    Sofia Martinez-Garcia, M.
    Murillo, Maria
    de Castro, Angel
    Glez-de-Rivera, Guillermo
    Garrido, Javier
    2016 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2016), 2016, : 173 - 177
  • [29] Hardware-Based Architecture for Asymmetric Numeral Systems Entropy Decoder
    Najmabadi, Seyyed Mahdi
    Tungal, Harsimran Singh
    Trung-Hieu Tran
    Simon, Sven
    2017 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2017,
  • [30] Hardware-based Probabilistic Threat Detection and Estimation for Embedded Systems
    Carreon, Nadir A.
    Lu, Sixing
    Lysecky, Roman
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 522 - 529