A 38-GHz Up-conversion Sub-Harmonic Mixer with Buffer Amplifier in 65-nm CMOS Process

被引:0
|
作者
Lin, Hung-Hao [1 ]
Lin, Yu-Hsuan
Lu, Hsin-Chia
Wang, Huei
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
关键词
CMOS; Ka-band; sub-harmonic; mixer;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a 38-GHZ MMIC sub-harmonic up-conversion mixer with RF buffer amplifier using 65-nm CMOS technology operating at a 2-V supply voltage. The sub-harmonic mixer provide about 5.3 dB conversion gain and -10 dBm OP1dB from 36 to 42 GHz RF frequency with DC power consumption 21.2 mW.
引用
收藏
页码:551 / 553
页数:3
相关论文
共 50 条
  • [21] A 285 GHz sub-harmonic injection locked oscillator in 65nm CMOS technology
    Guerra, Jose Moron
    Siligaris, Alexandre
    Lampin, Jean-Francois
    Danneville, Francois
    Vincent, Pierre
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
  • [22] A 27.5-43.5 GHz 65-nm CMOS up-conversion mixer with 0.42 dBm OP1dB for 5G applications
    Chen, Zhilin
    Liu, Zhiqing
    Jiang, Zhengdong
    Liu, Pengxue
    Yu, Yiming
    Liu, Huihua
    Wu, Yunqiu
    Zhao, Chenxi
    Kang, Kai
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2020, 33 (03)
  • [23] A 30-100 GHz wideband sub-harmonic active mixer in 90 nm CMOS technology
    Tsai, Jeng-Han
    Yang, Hong-Yuan
    Huang, Tian-Wei
    Wang, Huei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2008, 18 (08) : 554 - 556
  • [24] Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology
    Najam Muhammad AMIN
    Zhi-gong WANG
    Zhi-qun LI
    JournalofZhejiangUniversity-ScienceC(Computers&Electronics), 2014, 15 (12) : 1190 - 1199
  • [25] A 60-GHz Broadband Gilbert-Cell Down Conversion Mixer in a 65-nm CMOS
    Shi, Jun
    Li, Lianming
    Cui, Tie Jun
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [26] Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology
    Najam Muhammad Amin
    Zhi-gong Wang
    Zhi-qun Li
    Journal of Zhejiang University SCIENCE C, 2014, 15 : 1190 - 1199
  • [27] Folded down-conversion mixer for a 60 GHz receiver architecture in 65-nm CMOS technology
    Amin, Najam Muhammad
    Wang, Zhi-gong
    Li, Zhi-qun
    JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2014, 15 (12): : 1190 - 1199
  • [28] A 25-55 GHz CMOS Sub-harmonic Direct-conversion Mixer for BPSK Demodulator
    Tsai, Jeng-Han
    Wang, Chieh-Cheng
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 210 - 213
  • [29] A 5.6-GHz CMOS doubly balanced sub-harmonic mixer for direct conversion - Zero IF receiver
    Upadhyaya, P
    Rajashekharaiah, M
    Heo, D
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 129 - 130
  • [30] A 14-91 GHz Distributed Amplifier in 65-nm CMOS
    Hsu, Ching-Min
    Wang, Yunshan
    Wang, Huei
    2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 1009 - 1011