Resist Poisoning Studies of Gap Fill Materials for Patterning Metal Trenches in Via-First Dual Damascene Process

被引:8
|
作者
Takei, Satoshi [1 ]
机构
[1] Nissan Chem Ind Co Ltd, Elect Mat Res Labs, Fuchu, Toyama 9392792, Japan
关键词
via-first dual damascene; resist poisoning; gap fill materials; lithography;
D O I
10.1143/JJAP.47.8766
中图分类号
O59 [应用物理学];
学科分类号
摘要
The via-first dual damascene process is the current manufacturing technology for copper/low-k interconnect fabrication. In the conventional via-first dual damascene process, metal trench patterning lithography is applied after filling the vias with sacrificial organic materials under the resist, such as gap fill materials and bottom antireflective coating. Resist poisoning has become a serious problem for the 65 nm technology node and beyond owing to the use of porous low-k dielectric materials. This study describes the newest method of evaluating resist poisoning. The dependence of film thickness on resist poisoning was observed, and the effects of the gap fill materials with different polymers were also clarified. One gap fill material was found to have an excellent resist poisoning blocking property as determined from the bias of trench patterning size between the center and edge areas. In addition, to evaluate the resist poisoning in lithography, a chemical approach using the developed gap fill materials can potentially allow the skipping of the additional thermal annealing process and achieve high throughput wafer processing by only coating the gap fill material on the substrates that generate resist poisoning. Continuing the via-first dual damascene process using porous low-k dielectric materials in an advanced lithography will be valuable in future studies based on this evaluation method, compared with the trench-first dual damascene process owing to the higher cost of the latter. [DOI: 10.1143/JJAP.47.8766]
引用
收藏
页码:8766 / 8770
页数:5
相关论文
共 18 条
  • [1] Developer-soluble gap fill materials for patterning metal trenches in via-first dual damascene process
    Bhave, M
    Edwards, K
    Washburn, C
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 640 - 647
  • [2] Characterization of gap fill materials for planarizing substrate in via-first dual damascene lithography process
    Takei, Satoshi
    Sakaida, Yasushi
    Shinjo, Tetsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (9A): : 5755 - 5761
  • [3] Characterization of gap fill materials for planarizing substrate in via-first dual damascene lithography process
    Takei, Satoshi
    Sakaida, Yasushi
    Shinjo, Tetsuya
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (9 A): : 5755 - 5761
  • [4] Elimination of resist poisoning in via-first dual damascene processes
    Nagahara, S
    Fujimoto, M
    Yamana, M
    Watanabe, S
    Shiba, K
    Tominaga, M
    JOURNAL OF PHOTOPOLYMER SCIENCE AND TECHNOLOGY, 2003, 16 (03) : 351 - 361
  • [5] Development of Developer-Soluble Gap Fill Materials for Planarization in Via-First Dual Damascene Process
    Takei, Satoshi
    Sakaida, Yasushi
    Ishii, Kazuhisa
    Shinjo, Tetsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (05) : 3412 - 3417
  • [6] Development of developer-soluble gap fill materials for planarization in via-first dual damascene process
    Takei, Satoshi
    Sakaida, Yasushi
    Ishii, Kazuhisa
    Shinjo, Tetsuya
    Japanese Journal of Applied Physics, 2008, 47 (5 PART 1): : 3412 - 3417
  • [7] Ultraviolet cross-link gap fill materials and planarization applications for patterning metal trenches in 32-45 nm via first dual damascene process
    Takei, Satoshi
    Shinjo, Tetsuya
    Horiguchi, Yusuke
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (7A): : 4074 - 4078
  • [8] Focus error reduction by photo-resist planarization in via-first dual damascene process
    Matsui, Y
    Minamihaba, G
    Tateyama, Y
    Takahata, K
    Shigeta, A
    Nishioka, T
    Yano, H
    Hayasaka, N
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 162 - 164
  • [9] Importance of resist transparency and development rate control in via-first dual damascene processes
    Nagahara, S
    Fujimoto, M
    Yamana, M
    Hashimoto, T
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XIX, PTS 1 AND 2, 2002, 4690 : 586 - 597
  • [10] Process sensitivity and robustness analysis of via-first dual-damascene process
    Tsui, BY
    Chen, CW
    Huang, SM
    Lin, SS
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (02) : 307 - 313