Gate-diffusion input (GDI) - A novel power efficient method for digital circuits: A design methodology

被引:15
|
作者
Morgenshtein, A [1 ]
Fish, A [1 ]
Wagner, IA [1 ]
机构
[1] Technion Israel Inst Technol, Dept Biomed Engn, IL-32000 Haifa, Israel
关键词
D O I
10.1109/ASIC.2001.954670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
GDI (Gate Diffusion Input) - a new technique of low power digital combinatorial circuit design is described. This technique allows reducing power consumption, delay and area of digital circuits, while maintaining low complexity of logic design. A detailed design methodology is described. Performance comparison with traditional CMOS and PTL design techniques is presented. The different methods are compared with respect to the layout area, number of devices, delay and power dissipation. Several logic circuits have been implemented in various design styles. Their properties are discussed, simulation results are reported.
引用
收藏
页码:39 / 43
页数:5
相关论文
共 50 条
  • [1] Gate-diffusion input (GDI): A power-efficient method for digital combinatorial circuits
    Morgenshtein, A
    Fish, A
    Wagner, IA
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 566 - 581
  • [2] Gate-diffusion input (GDI) - A technique for low power design of digital circuits: Analysis and characterization
    Morgenshtein, A
    Fish, A
    Wagner, IA
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 477 - 480
  • [3] Gate-diffusion input (GDI) method for designing energy-efficient circuits in analogue voltage-mode fuzzy and QCA systems
    Abiri, Ebrahim
    Darabi, Abdolreza
    Sadeghi, Ayoub
    MICROELECTRONICS JOURNAL, 2019, 87 : 81 - 100
  • [4] Asynchronous gate-diffusion-input (GDI) circuits
    Morgenshtein, A
    Moreinis, M
    Ginosar, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) : 847 - 856
  • [5] Design and Analysis of a Modified Low Power CMOS Full Adder Using Gate-Diffusion Input Technique
    Chaddha, Kiran K.
    Chandel, Rajeevan
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (04) : 482 - 490
  • [6] Novel Area-efficient Null Convention Logic based on CMOS and Gate Diffusion Input (GDI) Hybrid
    Metku, Prashanthi
    Kim, Kyung Ki
    Choi, Minsu
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (01) : 127 - 134
  • [7] Design of multiple-valued logic gates using gate-diffusion input for image processing applications
    Abiri, Ebrahim
    Darabi, Abdolreza
    Salem, Sanaz
    COMPUTERS & ELECTRICAL ENGINEERING, 2018, 69 : 142 - 157
  • [8] A novel design of low power and high read stability Ternary SRAM (T-SRAM), memory based on the modified Gate Diffusion Input (m-GDI) method in nanotechnology
    Abiri, Ebrahim
    Darabi, Abdolreza
    MICROELECTRONICS JOURNAL, 2016, 58 : 44 - 59
  • [9] Low power digital design using modified GDI method
    Balasubramanian, Padmanabhan
    John, Johince
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 190 - 193
  • [10] An Area Efficient Design Methodology for SEU Tolerant Digital Circuits
    Purohit, Sohan
    Harrington, David
    Margala, Martin
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 981 - 984