Efficient multiplier based on hybrid approach for Toeplitz matrix-vector product

被引:0
|
作者
Chang, Ku-Young [1 ]
Park, Sun-Mi [2 ]
Hong, Dowon [2 ]
Seo, Changho [2 ]
机构
[1] Elect & Telecommun Res Inst, Informat Secur Res Div, 218 Gajeongro, Daejeon 34129, South Korea
[2] Kongju Natl Univ, Dept Appl Math, 56 Gongjudaehak Ro, Gongju Si 32588, Chungnam, South Korea
基金
新加坡国家研究基金会;
关键词
Computational complexity; Toeplitz matrix-vector product; Subquadratic space complexity multiplier; Parallel multiplier; Hybrid multiplier;
D O I
10.1016/j.ipl.2017.11.006
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a hybrid approach for a Toeplitz matrix-vector product (TMVP) of size k . 2(i)3(j), where k >= 1 and i, j >= 0. It is possible to make trade-offs between time and space complexities for a TMVP by choosing values k, i, and j properly. We show that the multiplier based on the proposed hybrid TMVP approach has lower space as well as time complexities than other subquadratic space complexity multipliers for five fields recommended by NIST. Moreover, for those five fields, the space complexities of the proposed multiplier are reduced by a minimum 59% and a maximum 77% compared with quadratic space complexity multiplier. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:33 / 38
页数:6
相关论文
共 50 条
  • [21] ANALYSIS OF THE COMPUTATIONAL ACCURACY OF THE OPTOELECTRONIC MATRIX-VECTOR MULTIPLIER
    ODINOKOV, SB
    PETROV, AV
    INTERNATIONAL JOURNAL OF OPTOELECTRONICS, 1994, 9 (04): : 315 - 323
  • [22] An asynchronous matrix-vector multiplier for discrete cosine transform
    Kim, K
    Beerel, PA
    Hong, YY
    ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 256 - 261
  • [23] A NEW STORAGE SCHEME FOR AN EFFICIENT IMPLEMENTATION OF THE SPARSE MATRIX-VECTOR PRODUCT
    FERNANDES, P
    GIRDINIO, P
    PARALLEL COMPUTING, 1989, 12 (03) : 327 - 333
  • [24] Asynchronous matrix-vector multiplier for discrete cosine transform
    Kim, Kyeounsoo, 2000, IEEE, Piscataway
  • [25] GF(2n) Shifted Polynomial Basis Multipliers Based on Subquadratic Toeplitz Matrix-Vector Product Approach for All Irreducible Pentanomials
    Han, Jiangtao
    Fan, Haining
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (03) : 862 - 867
  • [26] Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach
    Pan, Jeng-Shyang
    Azarderakhsh, Reza
    Kermani, Mehran Mozaffari
    Lee, Chiou-Yng
    Lee, Wen-Yo
    Chiou, Che Wun
    Lin, Jim-Min
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (05) : 1169 - 1181
  • [27] Matrix storage and matrix-vector product in finite elements
    Hervouet, JM
    Janin, JM
    COMPUTATIONAL METHODS IN SURFACE AND GROUND WATER TRANSPORT: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL METHODS IN WATER RESOURCES, VOL 2, 1998, 12 : 593 - 600
  • [28] On-chip optical matrix-vector multiplier based on mode division multiplexing
    Ling, Qiaolv
    Dong, Penghui
    Chu, Yayan
    Dong, Xiaowen
    Chen, Jingye
    Dai, Daoxin
    Shi, Yaocheng
    CHIP, 2023, 2 (04):
  • [29] Comments on "Low-Latency Digit-Serial Systolic Double Basis Multiplier over GF(2m) Using Subquadratic Toeplitz Matrix-Vector Product Approach"
    Reyhani-Masoleh, Arash
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (04) : 1215 - 1216
  • [30] A NEW MATRIX-VECTOR PRODUCT SYSTOLIC ARRAY
    GUSEV, M
    EVANS, DJ
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1994, 22 (02) : 346 - 349