Advantages of Embedded Decoupling Capacitance in High Speed Compact Board Design

被引：0
|
作者：
Fei, Yee Chang [1 ]
机构：
[1] UniMAP, Arau, Malaysia
来源：
PROCEEDINGS OF THE 14TH IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED) | 2016年
关键词：
embedded capacitance; PCB; PDN; power integrity; signal integrity;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper provides an introduction about embedded capacitance technology and its implementation on printed circuit board (PCB). The advantages of implementing embedded decoupling capacitance in compact PCB with high speed signal transmission are also explained. The advantages in terms of power and signal integrity are discussed in detail by performing analysis in 2 phases. In phase one, the computation of power distribution network (PDN) impedance of the conventional PCB with discrete decoupling capacitors and the PCB with embedded decoupling capacitance is performed. Meanwhile in phase two, co-analysis of power and signal integrity (PI/SI) on test cases with decoupling conditions mentioned in phase one is conducted to observe the power rail noise and quality of signal transmission. The analysis results are further discussed in the later section of this paper.
引用
收藏
页数：5
相关论文
共 50 条
  • [31] Design of on-board computer system for Korean High-Speed Train
    Lee, JH
    Lee, JD
    Jeon, JW
    Park, DY
    Cho, CH
    Kim, KH
    Kim, YJ
    COMPUTERS IN RAILWAYS VII, 2000, 7 : 933 - 941
  • [32] EDA tools accelerate high-speed PC-board design
    EDN, 7 (9pp):
  • [33] EDA tools ease high-speed pc-board design
    Lipman, J
    EDN, 1996, 41 (06) : 22 - +
  • [34] PC-BOARD TOOLS SIDESTEP HIGH-SPEED DESIGN SNAGS
    MALINIAK, L
    ELECTRONIC DESIGN, 1992, 40 (09) : 110 - &
  • [35] Models make the difference in high-speed pc-board design
    Lipman, J
    EDN, 1999, 44 (08) : 116 - +
  • [36] EMBEDDED COAXIAL WIRES SPEED PRINTED-CIRCUIT BOARD
    不详
    ELECTRONICS, 1986, 59 (04): : 56 - 57
  • [37] Design Consideration of Low Capacitance SiC JMOS for Adapting High-Speed Operation
    Hsu, Fu-Jen
    Hung, Chien-Chung
    Chu, Kuo-Ting
    Lee, Lurng-Shehng
    Lee, Chwan-Ying
    Jiang, Jheng-Yi
    Huang, Chih-Fang
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 122 - 125
  • [38] Investigation and Optimal Design of Output Capacitance in Chopper by High Speed Voltage Response Control
    Itoh, Jun-ichi
    Sato, Daisuke
    Shibuya, Takayuki
    2012 15TH INTERNATIONAL CONFERENCE ON ELECTRICAL MACHINES AND SYSTEMS (ICEMS 2012), 2012,
  • [39] Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating
    Xu, Tong
    Li, Peng
    Sundareswaran, Savithri
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 20 (03)
  • [40] High Efficiency Embedded Decoupling Capacitors For MCM Applications
    Tesson, O.
    Le Cornec, F.
    Jacqueline, S.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 262 - +
12345