Enhancing timing-driven FPGA placement for pipelined netlists

被引：0

作者：

Eguro, Ken ^{[1
]}

Hauck, Scott ^{[1
]}

机构：

[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA

来源：

2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

FPGA; placement; simulated annealing; timing-driven; pipelined;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

FPGA application developers often use pipelining, C-slowing and retiming to improve the performance of their designs. Unfortunately, registered netlists present a fundamentally different problem to CAD tools, potentially limiting the benefit of these techniques. In this paper we discuss some of the inherent issues pipelined netlists pose to existing timing-driven placement approaches. We then present two algorithmic modifications that reduce post-routing critical path delay by an average of 40%.

引用

页码：34 / 37

页数：4

共 50 条

[21] Two Approaches for Timing-Driven Placement by Lagrangian Relaxation
Wu, Gang
Chu, Chris
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (12) : 2093 - 2105
[22] An Effective Timing-Driven Detailed Placement Algorithm for FPGAs
Dhar, Shounak
Iyer, Mahesh A.
Adya, Saurabh
Singhal, Love
Rubanov, Nikolay
Pan, David Z.
ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 151 - 158
[23] A GA-based timing-driven placement technique
Yoshikawa, M
Terai, H
ICCIMA 2005: SIXTH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND MULTIMEDIA APPLICATIONS, PROCEEDINGS, 2005, : 74 - 79
[24] Methods of improving rout ability in timing-driven placement
Hou, WT
Hong, XL
Wu, WM
Cai, YC
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 110 - 113
[25] Timing-driven placement based on path topology analysis
Cheng, F
Mao, J
Li, XC
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (08): : 2227 - 2230
[26] A novel net weighting algorithm for timing-driven placement
Kong, T
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 172 - 176
[27] A timing-driven macro-cell placement algorithm
Mo, F
Tabbara, A
Brayton, RK
2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 322 - 327
[28] An analytic placer for mixed-size placement and timing-driven placement
Kahng, AB
Wang, Q
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 565 - 572
[29] A Novel Net Weighting Algorithm for Power and Timing-Driven Placement
Chentouf, Mohamed
Ismaili, Zine El Abidine Alaoui
VLSI DESIGN, 2018,
[30] Clock-Tree-Aware Incremental Timing-Driven Placement
Livramento, Vinicius
Netto, Renan
Guth, Chrystian
Guntzel, Jose Luis
Dos Santos, Luiz C. V.
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 21 (03)

← 1 2 3 4 5 →