共 50 条
- [21] RELIABLE DESIGN OF ELECTROPLATED COPPER THROUGH SILICON VIAS PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 509 - +
- [22] Copper Pumping of Through Silicon Vias in Reliability Test 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
- [23] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper 2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
- [24] Copper-filled through wafer vias with very low inductance PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 144 - 146
- [27] On the Uniqueness and Sensitivity of Nanoindentation Testing for Determining Elastic and Plastic Material Properties of Electroplating Copper Filled in Through-Silicon-Via (TSV) 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1023 - 1029
- [28] Microstructure Simulation and Thermo-Mechanical Behavior Analysis of Copper Filled Through Silicon Vias Using Coupled Phase Field and Finite Element Methods 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1668 - 1674
- [29] A Study on the Optimization of Electroplating Conditions for Silicon Vias Using the Taguchi Experimental Design Method International Journal of Precision Engineering and Manufacturing, 2019, 20 : 437 - 442
- [30] Pretreatment to assure the copper filling in through-silicon vias Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466