Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias

被引:12
|
作者
Wu, Wei [1 ]
Qin, Fei [1 ]
An, Tong [1 ]
Chen, Pei [1 ]
机构
[1] Beijing Univ Technol, Coll Mech Engn & Appl Elect Technol, Beijing 100124, Peoples R China
基金
中国国家自然科学基金;
关键词
Electroplating copper; finite-element method (FEM); mechanical properties; nanoindentation; through silicon vias (TSVs); INDENTATION; SIMULATION; INTERCONNECTS; LOAD;
D O I
10.1109/TCPMT.2015.2506202
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Mechanical properties of electroplating copper (Cu) filled in the through silicon vias (TSVs) are critically important in the reliability assessment of TSV packages. In order to obtain its mechanical properties, such as Young's modulus, hardness, and stress-strain relationship, wafers with TSVs are fabricated by a typical manufacturing process, and then nanoindentation tests are conducted to extract Young's modulus and the hardness of TSV-Cu. The 3-D finite-element method simulations of the nanoindentation tests are conducted to determine the power law stress-strain relationship of the TSV-Cu by an iteration algorithm in which the simulated maximum nanoindentation force is compared with that by tests. Finally, Young's modulus and the hardness of the TSV-Cu obtained are 155.47 and 2.47 GPa, respectively. In addition, the power law stress-strain relationship of the TSV-Cu is presented, in which the strain hardening exponent is 0.4892 and the yield stress is 47.91 MPa. This constitutive relationship can be used to compute stress, strain, and deformation in TSV packages.
引用
收藏
页码:23 / 30
页数:8
相关论文
共 50 条
  • [21] RELIABLE DESIGN OF ELECTROPLATED COPPER THROUGH SILICON VIAS
    Liu, Xi
    Chen, Qiao
    Sundaram, Venkatesh
    Muthukumar, Sriram
    Tummala, Rao R.
    Sitaraman, Suresh K.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 509 - +
  • [22] Copper Pumping of Through Silicon Vias in Reliability Test
    Jing, Xiangmeng
    Niu, Zhongcai
    Hao, Hu
    Zhang, Wenqi
    Lee, Ui-hyoung
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [23] Ellect of Annealing Process on the Properties of Through-Silicon-Via Electroplating Copper
    Guan, Yong
    Zeng, Qinghua
    Chen, Jing
    Ma, Shenglin
    Meng, Wei
    Jin, Yufeng
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 139 - 142
  • [24] Copper-filled through wafer vias with very low inductance
    Jenkins, KA
    Patel, CS
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 144 - 146
  • [25] Effect of Chloride on Microstructure in Cu Filled Microscale Through Silicon Vias
    Kim, S-H
    Lee, H-J
    Braun, T. M.
    Moffat, T. P.
    Josell, D.
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2021, 168 (11)
  • [26] A Study on the Optimization of Electroplating Conditions for Silicon Vias Using the Taguchi Experimental Design Method
    Park, Byung-Geon
    Kim, Seon Gyeong
    Ko, Jong Soo
    INTERNATIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACTURING, 2019, 20 (03) : 437 - 442
  • [27] On the Uniqueness and Sensitivity of Nanoindentation Testing for Determining Elastic and Plastic Material Properties of Electroplating Copper Filled in Through-Silicon-Via (TSV)
    El Barbary, Mahmoud
    Chen, Liangbiao
    Fei, Qin
    Liu, Yong
    Fan, Xuejun
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1023 - 1029
  • [28] Microstructure Simulation and Thermo-Mechanical Behavior Analysis of Copper Filled Through Silicon Vias Using Coupled Phase Field and Finite Element Methods
    Liang, Shui-Bao
    Ke, Chang-Bo
    Li, Bin
    Han-Jiang
    Zhou, Min-Bo
    Zhang, Xin-Ping
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1668 - 1674
  • [29] A Study on the Optimization of Electroplating Conditions for Silicon Vias Using the Taguchi Experimental Design Method
    Byung-Geon Park
    Seon Gyeong Kim
    Jong Soo Ko
    International Journal of Precision Engineering and Manufacturing, 2019, 20 : 437 - 442
  • [30] Pretreatment to assure the copper filling in through-silicon vias
    Wei Luo
    Junhong Zhang
    Yi Li
    Liming Gao
    Ming Li
    Journal of Materials Science: Materials in Electronics, 2016, 27 : 7460 - 7466