Design of Low Power 8-Bit DAC Using PTM-LP Technology

被引：2

作者：

Huq, S. M. Ishraqul ^{[1
]}

Islam, Sumaiya ^{[1
]}

Saqib, Nazmus ^{[1
]}

Biswas, Satyendra N. ^{[1
]}

机构：

[1] Ahsanullah Univ Sci & Technol, Dept Elect & Elect Engn, Dhaka 1208, Bangladesh

来源：

2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT) | 2017年

关键词：

DAC; Current steering; low power; DNL; INL;

D O I：

10.1109/ICRTEECT.2017.30

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

With emerging high performance digital circuits, the need for data converters with high accuracy, high speed and low power for various kinds of applications has increased greatly. Extensive researches are being conducted in order to decrease the size of data converters to obtain low power and high speed characteristics. Digital to Analog Converters (DACs) convert digital signals to analog signals. This paper presents the design of a low power, 8-bit, segmented current steering DAC using PTM 32nm technology. The simulation was carried out in LTSpice software. The DNL and INL of the converter was measured to be 0.37 LSB and 1.5 LSB respectively. With an input date rate of 1GHz, the SFDR was measured to be 33dB. The total power consumption of the converter was 0.257mW. The same design was simulated with PTM 16nm technology and results were compared with each other and other recent works.

引用

页码：64 / 69

页数：6

共 50 条

[21] A design of 8-bit switched-capacitor cyclic DAC with mismatch compensation of capacitors
Yang S.-H.
Song J.-S.
Kim S.
Lee K.-S.
Lee Y.-M.
Transactions of the Korean Institute of Electrical Engineers, 2011, 60 (02): : 315 - 319
[22] A novel argument to use 8-bit media processor for low power VLSI design
Kumar, P. Karthigai
Baskaran, K.
Babu, C. Praveen
IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 301 - +
[23] Design of Low Power Four Function 8-Bit ALU for Nano based systems
Amirthalakshmi, T. M.
Selvakumarraja, S.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1583 - 1587
[24] Design of 8-bit low power SAR ADC in 45 nm for biomedical implants
Tyagi, Mohit
Mittal, Poornima
Kumar, Parvin
PHYSICA SCRIPTA, 2023, 98 (11)
[25] 8-BIT DAC COMPRISING 16-VOLTAGE OUTPUTS
COZER, C
ELECTRONIC ENGINEERING, 1986, 58 (710): : 33 - 34
[26] 8-BIT 2-NS MONOLITHIC DAC.
Kamoto, Tsutomu
Akazawa, Yukio
Shinagawa, Mitsuru
IEEE Journal of Solid-State Circuits, 1987, 23 (01)
[27] An 8-bit Single-Ended Ultra-Low-Power SAR ADC with a Novel DAC Switching Method
Hu, Weibo
Lie, Donald Y. C.
Liu, Yen-Ting
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2349 - 2352
[28] Designing a low power 8-bit Application Specific Processor
Samal, Lopamudra
Samal, Chiranjibi
2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
[29] Design of a low-power 8 x 8-bit parallel multiplier using MOS current mode logic circuit
Kim, J. B.
Lee, Y. S.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (10) : 905 - 913
[30] Design of a Low-Power 10-Bit DAC in 130 nm CMOS Technology
Rear, Mamun Bin Ibne
Badal, Md Torikul Islam
2019 IEEE JORDAN INTERNATIONAL JOINT CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY (JEEIT), 2019, : 762 - 766

← 1 2 3 4 5 →