A Parallel Architecture for Stateful, High-Speed Intrusion Detection

被引:0
|
作者
Foschini, Luca [1 ]
Thapliyal, Ashish V. [1 ]
Cavallaro, Lorenzo [1 ]
Kruegel, Christopher [1 ]
Vigna, Giovanni [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
来源
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The increase in bandwidth over processing power has made stateful intrusion detection for high-speed networks snore difficult,, and, in certain cases, impossible. The problem of real-time stateful intrusion detection in high-speed networks cannot easily be solved by optimizing the packet; matching algorithm utilized by a, centralized process or by using custom-developed hardware. Instead, there is a need for a parallel approach that is able to decompose the problem into subproblems of manageable size. We present a novel parallel matching algorithm for the signature-based detection of network attacks. The algorithm is able to perform stateful signature matching and has been implemented only using off-the-shelf components. Our initial experiments confirm that, by making the rule snatching process parallel, it is possible to achieve a, scalable implementation of a stateful, network-based intrusion detection system.
引用
收藏
页码:203 / 220
页数:18
相关论文
共 50 条
  • [31] High-speed parallel hardware architecture for Galois counter mode
    Satoh, Akashi
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1863 - 1866
  • [32] Parallel high-speed architecture for EBCOT in JPEG2000
    Li, YJ
    Aly, RE
    Bayoumi, MA
    Mashali, SA
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
  • [33] Parallel architecture for high-speed LZSS data coding/decoding
    Fujioka, Toyota
    Aso, Hirotomo
    Systems and Computers in Japan, 2000, 31 (09) : 49 - 59
  • [34] High-speed parallel architecture for software-based CRC
    Do, Youngju
    Yoon, Sung-Rok
    Kim, Taekyu
    Pyun, Kwang Eui
    Park, Sin-Chong
    2008 5TH IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-3, 2008, : 74 - 78
  • [35] Trusted intrusion detection architecture for high-speed networks based on traffic classification, load balancing and high availability mechanism
    Meharouech, Sourour
    Bouhoula, Adel
    Abbes, Tarek
    SECURITY AND COMMUNICATION NETWORKS, 2011, 4 (04) : 384 - 394
  • [36] Intrusion detection for high-speed railways based on unsupervised anomaly detection models
    Yao Wang
    Zujun Yu
    Liqiang Zhu
    Applied Intelligence, 2023, 53 : 8453 - 8466
  • [37] Intrusion detection for high-speed railways based on unsupervised anomaly detection models
    Wang, Yao
    Yu, Zujun
    Zhu, Liqiang
    APPLIED INTELLIGENCE, 2023, 53 (07) : 8453 - 8466
  • [38] Architecture and Mechanisms for Implementing an FPGA-based Stateful Intrusion Detection System
    Oh, Jin-Tae
    Kim, Byoung-Koo
    Yoon, Seung-Yong
    Jang, Jong-Soo
    Jeon, Yong-Hee
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (05): : 110 - 117
  • [39] High-Performance Stateful Intrusion Detection in Reconfigurable Hardware
    Yoon, Seungyong
    Kim, Byoungkoo
    Oh, Jintae
    JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2007, 2 (01): : 68 - 74
  • [40] High-Speed Railway Clearance Intrusion Detection with Improved SSD Network
    Guo, Baoqing
    Shi, Jiafeng
    Zhu, Liqiang
    Yu, Zujun
    APPLIED SCIENCES-BASEL, 2019, 9 (15):