共 50 条
- [31] High-speed parallel hardware architecture for Galois counter mode 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1863 - 1866
- [32] Parallel high-speed architecture for EBCOT in JPEG2000 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
- [34] High-speed parallel architecture for software-based CRC 2008 5TH IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-3, 2008, : 74 - 78
- [36] Intrusion detection for high-speed railways based on unsupervised anomaly detection models Applied Intelligence, 2023, 53 : 8453 - 8466
- [38] Architecture and Mechanisms for Implementing an FPGA-based Stateful Intrusion Detection System INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (05): : 110 - 117
- [39] High-Performance Stateful Intrusion Detection in Reconfigurable Hardware JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2007, 2 (01): : 68 - 74
- [40] High-Speed Railway Clearance Intrusion Detection with Improved SSD Network APPLIED SCIENCES-BASEL, 2019, 9 (15):