Low-Power and Low-Noise Programmable Frequency Dividers in a 130 nm SiGe BiCMOS Technology

被引:0
|
作者
Ergintav, Arzu [1 ]
Herzel, Frank [1 ]
Borngraeber, Johannes [1 ]
Ng, Herman Jalli [1 ]
Kissinger, Dietmar [1 ,2 ]
机构
[1] IHP, Technol Pk 25, D-15236 Frankfurt, Oder, Germany
[2] Tech Univ Berlin, Einsteinufer 17, D-10587 Berlin, Germany
关键词
frequency divider; SiGe BiCMOS; programmable divider; ECL logic; frequency synthesizer; phase-locked loop; GHZ;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two programmable frequency dividers for fractional-N frequency synthesizers are presented. The input frequency range is from 1 GHz to 10 GHz for both circuits, which were manufactured in a 130 nm SiGe BiCMOS technology. The first divider (divider1) has divisor values ranging from 32 to 127 and operates with a single supply voltage VCC between 2.2 V and 4 V, while the divisor value range for the second one (divider2) is from 32 to 63 and the supply voltage operational range is between 3.0 V and 3.6 V. The divider1 and divider2 draw 100 mA from a 2.5 V supply and 26 mA from a 3 V supply, respectively. The dividers' phase noise contribution referred to the output of a 10 GHz PLL is lower than -108 dBc/Hz at 10 kHz offset and -116.5 dBc/Hz at 1MHz offset. This makes the dividers suitable for low-noise fractional-N phase-locked loops using a conventional CMOS phase-frequency detector.
引用
收藏
页码:105 / 108
页数:4
相关论文
共 50 条
  • [1] Low power frequency dividers in SiGe:C BiCMOS technology
    Wang, L
    Sun, YM
    Borngraeber, J
    Thiede, A
    Kraemer, R
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 357 - +
  • [2] A Low-Noise Low-Power Inductor-Less Self-Biased 50 Gbps TIA in 130nm SiGe BiCMOS
    Abdollahi, Behnam
    Zimmermann, Horst
    2023 AUSTROCHIP WORKSHOP ON MICROELECTRONICS, AUSTROCHIP, 2023, : 10 - 13
  • [3] Power-efficient low-noise 86 GHz broadband amplifier in 130 nm SiGe BiCMOS
    Ding, Ran
    Xuan, Zhe
    Yao, Peng
    Baehr-Jones, T.
    Prather, D.
    Hochberg, M.
    ELECTRONICS LETTERS, 2014, 50 (10) : 741 - U177
  • [4] Design of a low noise, low power V-band low noise amplifier in 130 nm SiGe BiCMOS Process Technology
    Fanoro, M.
    Olokede, S. S.
    Sinha, S.
    2017 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 40TH EDITION, 2017, : 275 - 278
  • [5] A Low-Power, Low-Noise, Highly-Linear Receiver for 122 GHz Applications in a SiGe BiCMOS Technology
    Chakraborty, Abhiram
    Trotta, Saverio
    Aufinger, Klaus
    Lachner, Rudolf
    Weigel, Robert
    2014 IEEE 14TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2014, : 50 - 52
  • [6] Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs
    Kucharski, M.
    Herzel, F.
    ADVANCES IN RADIO SCIENCE, 2015, 13 : 133 - 139
  • [7] A Low-Power 130-GHz Tuned Frequency Divider in 90-nm SiGe BiCMOS
    Hu, Zhaoxin
    Hsueh, Tzu-Chien
    Rebeiz, Gabriel M.
    IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (06): : 735 - 738
  • [8] A V-Band Low-Power Compact LNA in 130-nm SiGe BiCMOS Technology
    Sutbas, Batuhan
    Ng, Herman Jalli
    Wessel, Jan
    Koelpin, Alexander
    Kahmen, Gerhard
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2021, 31 (05) : 497 - 500
  • [9] A Low-Power Triple-Loop Feedback Broadband LNA in a 130nm SiGe BiCMOS Technology
    Sene, Badou
    Issakov, Vadim
    2018 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2018, : 114 - 117
  • [10] Ultralow-Power W-Band Low-Noise Amplifier Design in 130-nm SiGe BiCMOS
    Smirnova, Kateryna
    Bohn, Christian
    Kaynak, Mehmet
    Ulusoy, Ahmet Cagri
    IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2023, 33 (08): : 1171 - 1174