Energy Aware Scheduling and Dynamic Job Mapping Algorithm for Network-on-Chip Architectures

被引:0
|
作者
Kalaivani, J. [1 ]
Vinayagasundaram, B. [1 ]
机构
[1] Anna Univ, Madras Inst Technol, IT Dept, Madras, Tamil Nadu, India
来源
2016 5TH INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT) | 2016年
关键词
Task scheduling; dynamic job mapping;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The routing results of Network-on-Chip (NoC) increase energy consumption and delay. In order to overcome this issue, Energy aware task scheduling followed by dynamic job mapping concept is developed for NoC. Energy aware task scheduling algorithm allocates tasks on different elements under process and schedules the execution. Dynamic task mapping is applied to improve the performance of NoC and also to reduce both power consumption and delay in a non-preemptive network. The result of this proposed technique is more energy efficient and reduces latency.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Low-latency Mapping Algorithm for Network-on-Chip
    Cao, Qinping
    Qin, Huabiao
    Chen, Wu
    Yi, Sijun
    2017 INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS, ELECTRONICS AND CONTROL (ICCSEC), 2017, : 1203 - 1206
  • [32] Mapping and Scheduling for Circuit-Switched Network-on-Chip Architecture
    Wu, Chia-Ming
    Chi, Hsin-Chou
    Chang, Ruay-Shiung
    ETRI JOURNAL, 2009, 31 (02) : 111 - 120
  • [33] An energy- and buffer-aware fully adaptive routing algorithm for Network-on-Chip
    Wang, Junhui
    Gu, Huaxi
    Yang, Yintang
    Wang, Kun
    MICROELECTRONICS JOURNAL, 2013, 44 (02) : 137 - 144
  • [34] An Energy-Aware Heuristic Constructive Mapping Algorithm for Network on Chip
    Chen, Yancang
    Xie, Lunguo
    Li, Jinwen
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 101 - +
  • [35] A Thermal-Aware Mapping Algorithm for 3D Mesh Network-on-Chip Architecture
    Feng, Gui
    Ge, Fen
    Yu, Shuang
    Wu, Ning
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [36] An improved tabu search algorithm for network-on-chip mapping
    School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China
    不详
    不详
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2008, 2 (155-160):
  • [37] An architectural co-synthesis algorithm for energy-aware Network-on-Chip design
    Chen, Yi-Jung
    Yang, Chia-Lin
    Chang, Yen-Sheng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2009, 55 (5-6) : 299 - 309
  • [38] A survey on energy-efficient methodologies and architectures of network-on-chip
    Abbas, Assad
    Ali, Mazhar
    Fayyaz, Ahmad
    Ghosh, Ankan
    Lra, Anshul Ka
    Khan, Samee U.
    Khan, Muhammad Usman Shahid
    De Menezes, Thiago
    Pattanayak, Sayantica
    Sanyal, Alarka
    Usman, Saeeda
    COMPUTERS & ELECTRICAL ENGINEERING, 2014, 40 (08) : 333 - 347
  • [39] Dynamic task mapping for Network-on-Chip based systems
    Maqsood, Tahir
    Ali, Sabeen
    Malik, Saif U. R.
    Madani, Sajjad A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (07) : 293 - 306
  • [40] Mapping of IP cores to network-on-chip architectures based on traffic loads
    Wu, CM
    Chi, HC
    Lee, MC
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 874 - 877