Soft error tolerant Content Addressable Memories (CAMs) using error detection codes and duplication

被引:4
|
作者
Maestro, Juan Antonio [1 ]
Reviriego, Pedro [1 ]
Baeg, Sanghyeon [2 ]
Wen, ShiJie [3 ]
Wong, Richard [3 ]
机构
[1] Univ Antonio Nebrija, Madrid 28040, Spain
[2] Hanyang Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea
[3] Cisco Syst Inc, Component Engn Grp, San Jose, CA 95134 USA
关键词
Error detection codes; Content Address Memories (CAMs); Soft errors; Reliability; RELIABILITY;
D O I
10.1016/j.micpro.2013.10.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Soft Errors are becoming a major concern for modern computing systems. Memories are one of the elements affected by soft errors, which cause bitflips in some of the cells. A number of techniques such as the use of Error Correction Codes (ECCs), interleaving or scrubbing are utilized to mitigate the effects of soft errors on memories. Content Addressable Memories (CAMs) pose additional challenges, as many of those protection techniques are not applicable to CAMs. In this paper, a novel protection technique for CAMs is proposed, showing a convenient way to tackle false positives and negatives, and quantitatively studying the achieved benefit in reliability. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:1103 / 1107
页数:5
相关论文
共 50 条
  • [41] Data Compression Using Content Addressable Memories
    Santhosh, Ashwin
    Malikarjun, Harish Kittur
    SOFT COMPUTING SYSTEMS, ICSCS 2018, 2018, 837 : 193 - 199
  • [42] Dynamic Code Duplication with Vulnerability Awareness for Soft Error Detection on VLIW Architectures
    Lee, Jongwon
    Ko, Yohan
    Lee, Kyoungwoo
    Youn, Jonghee M.
    Paek, Yunheung
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 9 (04)
  • [43] Error Event Corrections Using List-NPML Decoding and Error Detection Codes
    Arslan, Suayb S.
    Lee, Jaewook
    Goker, Turguy
    IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (07) : 3775 - 3778
  • [44] ERROR-FREE DECODING FOR FAILURE - TOLERANT MEMORIES
    CARTER, WC
    WADIA, A
    JESSEP, DC
    WADIA, A
    IEEE COMPUTER GROUP NEWS, 1970, 3 (03): : 18 - &
  • [45] UNIDIRECTIONAL ERROR CODES FOR SHIFT-REGISTER MEMORIES
    BOSE, B
    RAO, TRN
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) : 575 - 578
  • [46] Construction of polyvalent error control codes for multilevel memories
    Gregori, S
    Ferrari, P
    Micheloni, R
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 751 - 754
  • [47] Limited Magnitude Error Correction using OLS Codes for Memories with Multilevel Cells
    Das, Abhishek
    Touba, Nur A.
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 391 - 394
  • [48] A Novel Soft Error Tolerant FPGA Architecture
    Amagasaki, Motoki
    Nakamura, Yuji
    Teraoka, Takuya
    Iida, Masahiro
    Sueyoshi, Toshinori
    2016 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2016,
  • [49] Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes
    Zhen Wang
    Mark Karpovsky
    Konrad J. Kulikowski
    Journal of Electronic Testing, 2010, 26 : 559 - 580
  • [50] A soft error tolerant LUT cascade emulator
    Nakahara, Hiroki
    Sasao, Tsutomu
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 115 - +