A high voltage generator using charge pump circuit for low voltage flash memories

被引:0
|
作者
Min, KW [1 ]
Kim, SH [1 ]
机构
[1] Wonkwang Univ, Dept Semicond Sci, Jeonbuk 570749, South Korea
关键词
high voltage generator; charge pump circuit; flash memory;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An on-chip high voltage generator applicable to low voltage flash memory is introduced. Bootstrapped gate transfer switches of two parallel paths suppress the voltage loss due to threshold voltage drop of transfer transistors. The simulated results demonstrate that proposed circuit designed with NMOS transistors having 0.8 volt threshold voltage works like an ideal charge pump circuit near 1.0 volt range with enough current driving capability.
引用
收藏
页码:781 / 784
页数:4
相关论文
共 50 条
  • [1] High voltage generator using a heap-pump circuit for low voltage embedded FLASH memories
    Kim, JS
    Kim, S
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (04) : 468 - 470
  • [2] A Dickson charge pump circuit driven by boosted clock for low-voltage flash memories
    Kim, HJ
    Kim, GS
    Kim, SW
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 605 - 612
  • [3] A charge pump circuit - cascading high-voltage clock generator
    Huang, Wen Chang
    Cheng, Jin Chang
    Liou, Po Chih
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 332 - +
  • [4] Internal voltage generator for low voltage, quarter-micrometer flash memories
    Kawahara, T
    Saeki, S
    Jyouno, Y
    Miyamoto, N
    Kobayashi, T
    Kimura, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 126 - 132
  • [5] Design of a sense circuit for low-voltage flash memories
    Tanzawa, T
    Takano, Y
    Taura, T
    Atsumi, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1415 - 1421
  • [6] Charge pump circuit design for a low input voltage
    Yeo, Sung-Dae
    Jang, Young-Jin
    Lee, Kyoung-Kun
    Kim, Seong-Jong
    Kim, Seong-Kweon
    International Journal of Control and Automation, 2014, 7 (05): : 259 - 268
  • [7] LOW VOLTAGE CHARGE PUMP CIRCUIT USING 0.18 μm CMOS TECHNOLOGY
    Wei, Kang Cheng
    Amin, Md Syedul
    Reaz, Mamun Bin Ibne
    Rahman, Labonnah Farzana
    Jalil, Jubayer
    REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2013, 58 (01): : 83 - 92
  • [8] A new low-voltage charge pump circuit for PLL
    Chang, RC
    Kuo, LC
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 701 - 704
  • [9] Design of a Low Voltage Charge Pump Circuit for RFID Tag
    Wei, Kang Cheng
    Reaz, M. B. I.
    Amin, Md Syedul
    Jalil, Jubayer
    Rahman, Labonnah F.
    2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, : 466 - 469
  • [10] Low voltage charge pump circuit with double boost technique
    Uemi, Allex
    Hino, Shota
    Masui, Yoshihiro
    Masui, Yoshihiro (y.masui.78@cc.it-hiroshima.ac.jp), 2020, Institute of Electrical Engineers of Japan (140) : 16 - 23