A RECONFIGURABLE SYSTEM FOR DIGITAL SIGNAL PROCESSING

被引:0
|
作者
Letian, Huang [1 ]
Guangfun, Li [1 ]
机构
[1] UESTC, Sch Commun & Informat Engn, Chengdu 610054, Sichuan, Peoples R China
关键词
reconfiguration system; digital signal processing; algorithms; cell; multiplier;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Commonality of various algorithms is analyzed based on the research of algorithms commonly used digital signal processing and a reconfigurable cell is proposed. A reconfigurable system with the cells is designed, which is widely used in a variety of digital signal processing. The principle and method of using this system are discussed with the basic algorithms of digital signal processing - multiplication and adder - as example. By means of simulation and implementation, it is found that this system has much higher processing speed and efficiency, compared with other kinds of GM multipliers.
引用
收藏
页码:25 / 28
页数:4
相关论文
共 50 条
  • [41] Reconfigurable Radar Signal Processing Accelerator for Integrated Sensing and Communication System
    Tewari, Aakanksha
    Jha, Shragvi Sidharth
    Sneh, Akanksha
    Darak, Sumit J.
    Ram, Shobha Sundar
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2025, 61 (01) : 162 - 181
  • [42] Guidelines for Effective Partitioning of Digital Signal Processing Tasks on Software Radios Reconfigurable Platforms
    Jaamour, Yasser
    Safadi, Mohammad Said
    2008 3RD INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES: FROM THEORY TO APPLICATIONS, VOLS 1-5, 2008, : 2366 - +
  • [43] Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing
    Lanuzza, Marco
    Perri, Stefania
    Corsonello, Pasquale
    Margala, Martin
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 297 - +
  • [44] A reconfigurable hardware platform for digital real-time signal processing in television studios
    Henriss, K
    Rüffer, P
    Ernst, R
    Hasenzahl, S
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 285 - 286
  • [45] A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing
    Quan, S
    Qiang, Q
    Wey, CL
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3327 - 3330
  • [46] A cost effective interconnection network for reconfigurable computing processor in digital signal processing applications
    Lai, Yeong-Kang
    Chen, Lien-Fei
    Chen, Jian-Chou
    Chiu, Chun-Wei
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1674 - 1675
  • [47] Transients in reconfigurable signal processing channels
    Kovácsházy, T
    Péceli, G
    Simon, G
    IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 241 - 246
  • [48] A signal processing system used in digital ophthalmology ultrasonography
    Zhou Sheng
    Wang Xiaochun
    Wang Yanqun
    Yang Jun
    PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 90 - 94
  • [49] Brain electrical signal digital processing system design
    Zhuang, Qiuhui
    Liu, Guojun
    Fu, Xiuhua
    Wang, Sanqiang
    ADVANCES IN MECHATRONICS AND CONTROL ENGINEERING, PTS 1-3, 2013, 278-280 : 958 - +
  • [50] ALGIC - a silicon compiler system for digital signal processing
    Schuck, J.
    Wehn, N.
    Glesner, M.
    Computer-aided engineering journal, 1988, 5 (05): : 191 - 199