Approximate Computing: Evolutionary Methods for Functional Approximation of Digital Circuits

被引:5
|
作者
Choudhary, Pooja [1 ,2 ]
Bhargava, Lava [1 ]
Singh, Virendra [3 ,4 ]
Suhag, Ashok Kumar [5 ]
机构
[1] Malaviya Natl Inst Technol, Dept Elect & Commun Engn, Jaipur 302017, Rajasthan, India
[2] Swami Keshvanand Inst Technol Management & Gramot, Dept Elect & Commun Engn, Jaipur 302017, Rajasthan, India
[3] Indian Inst Technol IIT Bombay, Dept Elect Engn, Mumbai 400076, Maharashtra, India
[4] Indian Inst Technol IIT Bombay, Dept Comp Sci & Engn, Mumbai 400076, Maharashtra, India
[5] BML Munjal Univ BMU, Dept Elect & Commun Engn, Gurgaon 122413, Haryana, India
关键词
Approximate Computing; Formal methods; SAT; Error metrics; Inherent resilience;
D O I
10.1016/j.matpr.2022.06.386
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Approximate computing deviates from long-held paradigm and attracted towards intrinsic application resilience to enhance the efficiency by relaxing the parameter of full accuracy. The specifications of digital circuits are violated while explicitly designing. The benefits are in terms of area, performance, power consumption, and speed. For approximating circuit, synthesis tools depend on available technique to check whether the synthesized circuit meets the set parameters and provides the quality. Mostly used approach is circuit simulator for analyzing responses received from all input variables but it is an exhaustive approach and can be used only for a small number of inputs. So this paper focuses on techniques, methods used to approximate circuits and to use formal methods for solving challenges faced by traditional methods. The use of evolutionary methods for circuits has led to the promising results. Major challenges in these methods are the ability to automatically synthesize approximation circuits without relying on the skill of designers. Strategies for generating approximate circuits, methodologies for evaluating the error with benchmarks used are tabulated in paper. The exact circuit, error and their approximate threshold are required for simplification which leads to selecting synthesis techniques for circuit transformations. The criteria of selection of approximate logic synthesis method are based on error analysis, number input and desired output, use of types of application and digital circuits like adder, multiplier, FIR, FFT etc. Introduction, principle, methods of approximate computing with major sub-areas of research work conducted in field of functional approximation which are apropos for designing and testing of circuits are main concern of paper. (C) 2022 Elsevier Ltd. All rights reserved.
引用
收藏
页码:3487 / 3492
页数:6
相关论文
共 50 条
  • [41] Some methods of approximate intergration and of computing areas
    Rogers, RAP
    NATURE, 1920, 105 : 138 - 138
  • [42] Some methods of approximate intergration and of computing areas
    Dale, JB
    NATURE, 1920, 105 : 138 - 138
  • [43] ApproxIt: An Approximate Computing Framework for Iterative Methods
    Zhang, Qian
    Yuan, Feng
    Ye, Rong
    Xu, Qiang
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [44] Approximate Computing Methods for Embedded Machine Learning
    Ibrahim, Ali
    Osta, Mario
    Alameh, Mohamad
    Saleh, Moustafa
    Chible, Hussein
    Valle, Maurizio
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 845 - 848
  • [45] Session 29 Overview: Digital Circuits for Computing, Clocking and Power Management DIGITAL CIRCUITS SUBCOMMITTEE
    Hsieh, Ping-Hsuan
    Seok, Mingoo
    Bowman, Keith
    Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2021, 64 : 402 - 403
  • [47] Principles of functional verification for digital circuits
    Rancea, Irina
    Sgarciu, Valentin
    ANNALS OF DAAAM FOR 2007 & PROCEEDINGS OF THE 18TH INTERNATIONAL DAAAM SYMPOSIUM: INTELLIGENT MANUFACTURING & AUTOMATION: FOCUS ON CREATIVITY, RESPONSIBILITY, AND ETHICS OF ENGINEERS, 2007, : 637 - 638
  • [48] FUNCTIONAL PARTITIONING AND SIMULATION OF DIGITAL CIRCUITS
    BREUER, MA
    IEEE TRANSACTIONS ON COMPUTERS, 1970, C 19 (11) : 1038 - &
  • [49] Compact Functional Testing for Neuromorphic Computing Circuits
    El-Sayed, Sarah A.
    Spyrou, Theofilos
    Camunas-Mesa, Luis A.
    Stratigopoulos, Haralampos-G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (07) : 2391 - 2403
  • [50] Synchronous Digital Circuits as Functional Programs
    Gammie, Peter
    ACM COMPUTING SURVEYS, 2013, 46 (02)