A Dynamically Reconfigurable Platform for High-Performance and Low-Power On-Board Processing

被引:0
|
作者
Guerrieri, Andrea [1 ]
Kashani-Akhavan, Sahand [1 ]
Lombardi, Pasquale [2 ]
Belhadj, Bilel [2 ]
Ienne, Paolo [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Architecture Lab, Lausanne, Switzerland
[2] Syderal SA, Gals, Switzerland
关键词
SoC; FPGA; COTS; dynamic partial reconfiguration; software thread; hardware accelerator;
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
FPGAs (Field Programmable Gate Array) are an attractive technology for high-speed data processing in space missions due to their unbeatable flexibility and best performance-to-power ratio in comparison to software. However FPGAs suffer from 3 major drawbacks: (1) higher programming effort is required with respect to software; (2) hardware resources need to be allocated for each implemented function in contrast to software functions which can be executed on the same processing hardware; and (3) FPGAs are required to adopt radiation hardening techniques when deployed in a space environment. This paper presents a reconfigurable platform that demonstrates how modern FPGAs can be considered as computing resources like any other, suitable for emerging spatial applications and not subjected to the above-mentioned drawbacks. In particular, we show that large FPGAs can be split in different regions containing concurrently-running accelerators which can support the execution of a single or multiple applications. Then, in the same way as software-based multiprogrammed and multithreaded systems can dynamically create, schedule and execute threads, FPGA-based accelerators can be swapped in and out according to scheduling needs by exploiting their dynamic partial reconfiguration capability. A proof of concept cloud detection algorithm for Sentinel-2 multispectral images has been implemented and tested on our platform to validate the system's design principles and performance.
引用
收藏
页码:74 / 81
页数:8
相关论文
共 50 条
  • [31] FinFET SRAM for high-performance low-power applications
    Joshi, RV
    Williams, RQ
    Nowak, E
    Kim, K
    Beintner, J
    Ludwig, T
    Aller, I
    Chuang, C
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 69 - 72
  • [32] Trends in high-performance, low-power processor architectures
    Murakami, Kazuaki
    Magoshi, Hidetaka
    IEICE Transactions on Electronics, 2001, (02) : 131 - 137
  • [33] Low-power and High-performance 5:2 Compressors
    Najafi, Amir
    Najafi, Ardalan
    Mirzakuchaki, Sattar
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 33 - 37
  • [34] DIFFERENTIAL CURRENT SWITCH - HIGH-PERFORMANCE AT LOW-POWER
    EICHELBERGER, EB
    BELLO, SE
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1991, 35 (03) : 313 - 320
  • [36] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [37] Low-power high-performance arithmetic circuits and architectures
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (01) : 90 - 94
  • [38] A High-Performance, Low-Power Linear Algebra Core
    Pedram, Ardavan
    Gerstlauer, Andreas
    van de Geijn, Robert A.
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 35 - 42
  • [39] Designing low-power/high-performance handheld systems
    Ribeiro, M
    ELECTRONIC DESIGN, 1998, 46 (22) : 96H - 96H
  • [40] Trends in high-performance, low-power processor architectures
    Murakami, K
    Magoshi, H
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 131 - 138