A Comparison of Direct Analog and Digital Up-Conversion Architecture in the Frequency Range from 1.9 GHz to 2.7 GHz

被引:0
|
作者
Troeger, Hans-Martin [1 ]
Pelger-Alzner, Bernhart [1 ]
机构
[1] Fraunhofer Inst Integrated Circuits IIS, D-91058 Erlangen, Germany
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
引用
收藏
页数:4
相关论文
共 36 条
  • [31] A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35-μm SiGe BiCMOS
    Yang, Ching-Yuan
    Weng, Jun-Hong
    Chang, Hsuan-Yu
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (09) : 2064 - 2072
  • [32] 1.25 Gbps optical data channel up-conversion in 20 GHz-band via a frequency-doubling optoelectronic oscillator for radio-over-fiber systems
    Shin, Myunghun
    Kumar, Prem
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 63 - 66
  • [33] Nonlinear frequency up-conversion of femtosecond pulses from an erbium fibre laser to the range of 0.8-1 μm in silica fibres
    Anashkina, E. A.
    Andrianov, A. V.
    Kim, A. V.
    QUANTUM ELECTRONICS, 2013, 43 (03) : 263 - 270
  • [34] A comparison of near-concurrent measurements from the SSMIS and CoSMIR for some selected channels over the frequency range of 50-183 GHz
    Wang, James R.
    Racette, Paul E.
    Pieprneier, Jeffrey R.
    IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2008, 46 (04): : 923 - 933
  • [35] A 4-GHz 32-bit Direct Digital Frequency Synthesizer in 0.25 μm SiGe HBT with SFDR > 46 dBc up to Nyquist bandwidth
    Guo, Xuan
    Wu, Danyu
    Zhou, Lei
    Liu, Huasen
    Wu, Jin
    Liu, Xinyu
    2016 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2016, : 86 - 89
  • [36] A 0.055 mm2 Total Area Triple-Loop Wideband Fractional-N All-Digital Phase-Locked Loop Architecture for 1.9-6.1 GHz Frequency Tuning
    Kang, Byeongseok
    Kim, Youngsik
    Son, Hyunwoo
    Kim, Shinwoong
    ELECTRONICS, 2024, 13 (13)