Failure Analysis for Ultra Low Power Nano-CMOS SRAM Under Process Variations

被引：0
|
作者：
Singh, Jawar [1 ,2 ]
Mathew, Jimson [1 ,2 ]
Pradhan, Dhiraj K. [1 ,2 ]
Mohanty, Saraju P. [2 ]
机构：
[1] Univ Bristol, Dept Comp Sci, Bristol BS8 1TH, Avon, England
[2] Univ North Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2008年
关键词：
D O I：
10.1109/SOCC.2008.4641522
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Several design metrics have been used in the past to evaluate the SRAM cell stability. However, most of them fail to provide the exact stability figures as shown in this paper. Therefore, we investigate new stability metrics and report the stability analysis for typical a SRAM cell. In particular, a concept called power metric is introduced. From this metric we derive two new stability figures; static power noise margin (SPNM) and write trip power (WTP). It is shown that these new figures provide better cell stability analysis. Furthermore, we have exhaustively analyzed the impact of different parameters variations such as cell ratio, supply voltage V(id and threshold voltage V-th on SPNM and WTP. Statistical models for estimating SPNM and WTP from intra-die Vth variations are presented. The estimated results match well with the Monte Carlo (MC) simulations.
引用
收藏
页码：251 / +
页数：2
相关论文
共 50 条
  • [21] System level optimization of static power consumption in nano-CMOS circuits
    Helms, D.
    MIXDES 2007: Proceedings of the 14th International Conference on Mixed Design of Integrated Circuits and Systems:, 2007, : 169 - 171
  • [22] Atomistic simulation for a nano-CMOS process: From ion implantation to diffusion
    Yoo, Jae-Hyun
    Yoon, Kwan-Sun
    Kim, Joong-Sik
    Won, Taeyoung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 49 (03) : 1260 - 1265
  • [23] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
    Wang, Kuande
    Chen, Li
    Yang, Jinsheng
    2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
  • [24] Estimate of the power dissipation of multilayer and high density Nano-CMOS chip
    Jiang, Li
    Zhou, Jie-Min
    Li, Chang-Geng
    Proceedings of the Seventh IEEE CPMT Conference on High Density Microsystem Design, Packaging and Failure Analysis (HDP'05), 2005, : 336 - 341
  • [25] A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies
    Kassa, Sankit R.
    Nagaria, R. K.
    6TH INTERNATIONAL CONFERENCE ON COMPUTER & COMMUNICATION TECHNOLOGY (ICCCT-2015), 2015, : 371 - 375
  • [26] Simultaneous power fluctuation and average power minimization during nano-CMOS behavioral synthesis
    Mohanty, Saraju P.
    Kougianos, Elias
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 577 - +
  • [27] Unified P4 (Power-Performance-Process-Parasitic) Fast Optimization of a Nano-CMOS VCO
    Ghai, Dhruva
    Mohanty, Saraju P.
    Kougianos, Elias
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 303 - 308
  • [28] Various Issues and considerations for the Static Power Consumption in NANO-CMOS: Design Perspective
    Yadav, Ashwani Kumar
    Upadhyay, Kartik
    Gandhi, Palak
    Vaishali
    MATERIALS TODAY-PROCEEDINGS, 2019, 10 : 136 - 141
  • [29] Predictive simulation of advanced Nano-CMOS devices based on kMC process simulation
    Mok, K. R. C.
    Colombeau, B.
    Benistant, F.
    Teo, R. S.
    Yeong, S. H.
    Yang, B.
    Jaraiz, M.
    Chu, Shao-Fu Sanford
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2155 - 2163
  • [30] Modeling and Predicting Noise-Induced Failure Rates in Ultra-Low-Voltage SRAM Bitcells Affected by Process Variations
    Van Brandt, Leopold
    Bonnin, Michele
    da Silva, Mauricio Banaszeski
    Bolcato, Pascal
    Wirth, Gilson I.
    Flandre, Denis
    Delvenne, Jean-Charles
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025,
12345