Passive slew rate enhancement technique for Switched-Capacitor Circuits

被引：0

作者：

Kareppagoudr, Manjunath ^{[1
]}

Caceres, Emanuel ^{[1
]}

Kuo, Yu-Wen ^{[1
]}

Shakya, Jyotindra ^{[1
]}

Wang, Yanchao ^{[1
]}

Temes, Gabor C. ^{[1
]}

机构：

[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA

来源：

2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2019年

基金：

美国国家科学基金会;

关键词：

Slew rate; operational transconductance amplifiers; Charge compensation technique; switched capacitor circuits; Delta sigma ADC;

D O I：

10.1109/mwscas.2019.8885160

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A passive charge compensation technique is proposed for switched capacitor circuits which increases the slew rate of its amplifiers. Higher linearity can be achieved by adding a small amount of circuitry with low power consumption. The proposed technique is implemented in a single-bit discrete time second-order delta sigma modulator in 65-nm CMOS technology, where simulation results show an improvement of 12 dB SNDR. Alternatively, the same performance can be achieved with almost half of the power consumption with charge compensation circuit activated.

引用

页码：913 / 916

页数：4

共 50 条

[21] An Efficient and Accurate DC Analysis Technique for Switched-Capacitor Circuits
Mustafa Keskin
Nurcan Keskin
Gabor C. Temes
Analog Integrated Circuits and Signal Processing, 2002, 30 : 239 - 241
[22] ANALYSIS AND SYNTHESIS OF SWITCHED-CAPACITOR CIRCUITS USING SWITCHED-CAPACITOR IMMITTANCE CONVERTERS
INOUE, T
UENO, F
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1982, 29 (07): : 458 - 466
[23] Noise analysis of switched-capacitor circuits
Tokyo Institute of Technology, 2-12-1, Ookayama, Meguro-ku, Tokyo 152-8552, Japan
IEEJ Trans. Electron. Inf. Syst., 3 (535-542):
[24] THE SPECIAL SECTION ON SWITCHED-CAPACITOR CIRCUITS
TEMES, GC
TSIVIDIS, Y
PROCEEDINGS OF THE IEEE, 1983, 71 (08) : 915 - 916
[25] SWITCHED-CAPACITOR DECIMATION AND INTERPOLATION CIRCUITS
GREGORIAN, R
NICHOLSON, WE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06): : 509 - 514
[26] Design Methodology for Yield Enhancement of Switched-Capacitor Analog Integrated Circuits
Luo, Pei-Wen
Chen, Jwu-E
Wey, Chin-Long
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (01): : 352 - 361
[27] Clocking scheme for switched-capacitor circuits
Steensgaard, J
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 488 - 491
[28] Design technique for mitigation of soft errors in differential switched-capacitor circuits
Fleming, Patrick R.
Olson, Brian D.
Holman, W. Timothy
Bhuva, Bharat L.
Massengill, Lloyd W.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (09) : 838 - 842
[29] FLOATING INTEGRATOR TECHNIQUE FOR SWITCHED-CAPACITOR CIRCUITS EMPLOYING RESET CYCLES
BLACK, WC
ELECTRONICS LETTERS, 1985, 21 (24) : 1126 - 1128
[30] Leakage current cancellation technique for low power switched-capacitor circuits
Wong, LSY
Hossain, S
Walker, A
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 310 - 315

← 1 2 3 4 5 →