How to build a flexible and cost-effective high-speed access network based on FTTB plus LAN architecture

被引:0
|
作者
Parol, Pawel [1 ]
Pawlowski, Michal [1 ]
机构
[1] Orange Labs, PL-02691 Warsaw, Poland
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we propose an approach of building a modern high-speed access network based on FTTB+LAN architecture in multi-dwelling buildings where cat. 5 copper infrastructure is available and can be used. Presented approach allows building easy-to-deploy and cost-effective access network as compared to another FTTH and FTTB-based topologies. Thanks to flexible network design various service profiles cohabitation in one access network is possible. The study presents also methods of how to carry user traffic in effective way within the considered architecture. The proposed approach was verified during a field trial, which results are discussed in the paper.
引用
收藏
页码:655 / 662
页数:8
相关论文
共 50 条
  • [21] Cost-effective and Accurate Solution for Jitter Performance Test in High-speed Serial Links
    Lu, Ming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 907 - 912
  • [22] Cost-effective, compact and high-speed integrable multi-mode interference modulator
    Lenstra, Daan
    Yao, Weiming
    Cardarelli, Simone
    Mink, Jan
    INTEGRATED OPTICS: DEVICES, MATERIALS, AND TECHNOLOGIES XXI, 2017, 10106
  • [23] Evaluation of Cost-Effective Flexible High-Speed Data Exchange Links for Heterogeneously Integrated Multi-Chip Modules and Boards
    Miao, Min
    Zhang, Zhuanzhuan
    Nie, Xin
    Bu, Jingpeng
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (05) : 843 - 852
  • [24] Adaptive Network Coded Clouds: High Speed Downloads and Cost-Effective Version Control
    Sipos, Marton
    Heide, Janus
    Lucani, Daniel E.
    Pedersen, Morten, V
    Fitzek, Frank H. P.
    Charaf, Hassan
    IEEE TRANSACTIONS ON CLOUD COMPUTING, 2019, 7 (01) : 19 - 33
  • [25] A network processor architecture for flexible QoS control in very high-speed line interfaces
    Shimonishi, H
    Murase, T
    2001 IEEE WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2001, : 402 - 406
  • [26] A network processor architecture for flexible buffer management in very high-speed line interfaces
    Shimonishi, H
    Murase, T
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 125 - 134
  • [27] DESIGN OF HIGH-SPEED AND COST-EFFECTIVE SELF-TESTING CHECKERS FOR LOW-COST ARITHMETIC CODES
    PIESTRAK, SJ
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (03) : 360 - 374
  • [28] Remote access virtual private network architecture for high-speed wireless internet users
    Elkeelany, O
    Matalgah, MM
    Qaddour, J
    WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2004, 4 (05): : 567 - 578
  • [29] Development of Cost-Effective Ni-Less Surface Finishing Process for High-Speed PCBs
    Park, Jaeseong
    Kim, Daegeun
    Yoo, Chan-Sei
    Lim, Taeho
    Chung, Bo-mook
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (11) : 7504 - 7511
  • [30] Development of Cost-Effective Ni-Less Surface Finishing Process for High-Speed PCBs
    Jaeseong Park
    Daegeun Kim
    Chan-Sei Yoo
    Taeho Lim
    Bo-mook Chung
    Journal of Electronic Materials, 2023, 52 : 7504 - 7511