A 0.9-3.5 GHz high linearity, good efficiency CMOS broadband power amplifier using stagger tuning technique

被引:5
|
作者
Sapawi, Rohana [1 ,2 ]
Pokharel, Ramesh K. [3 ]
Mat, Dayang Azra Awang [1 ]
Kanaya, Haruchi [1 ]
Yoshida, Keiji [1 ]
机构
[1] Kyushu Univ, Grad Sch ISEE, Fukuoka 8190395, Japan
[2] Univ Malaysia Sarawak, Fac Engn, Dept Elect, Kota Samarahan 94300, Sarawak, Malaysia
[3] Kyushu Univ, E Just Ctr, Fukuoka 8190395, Japan
关键词
linearity; power amplifier; stagger tuning technique; power added efficiency;
D O I
10.1002/mop.27212
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple CMOS broadband power amplifier design with high linearity and good efficiency is proposed.The proposed power amplifier design employed stagger tuning technique that consist of two stages amplifier with different resonant frequencies to obtain a wider bandwidth from 0.9 to 3.5 GHz and low power consumption. To obtain high linearity self-biased circuit is employed at the first stage of amplifier. The measurement results indicated that the proposed design achieves average gain of 8.5 dB, an input return loss (S11) less than -3 dB and output return loss (S22) less than -5 dB. High linearity, that is, IIP3 of 13.4 dBm at 2 GHz, power added efficiency of 34% is obtained while consuming 24.4 mW power from 1.5 V supply voltage. (c) 2012 Wiley Periodicals, Inc. Microwave Opt Technol Lett 54:2881:2884, 2012; View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.27212
引用
收藏
页码:2881 / 2884
页数:4
相关论文
共 50 条
  • [31] Fully integrated CMOS power amplifier with linearity and efficiency enhancement using 2nd harmonic injection technique
    Haghighat, Mohsen
    Nabavi, Abdolreza
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 81 - 91
  • [32] High Linearity 5.2 GHz Power Amplifier MMIC Using the Linearizer Circuit
    Wu, ChiaSong
    Chang, ChienHuang
    Liu, HsingChung
    Ko, TingYu
    Chiu, HsienChin
    2008 CHINA-JAPAN JOINT MICROWAVE CONFERENCE (CJMW 2008), VOLS 1 AND 2, 2008, : 580 - +
  • [33] A 2.5-GHz Multimode Broadband Bias-Segmented Power Amplifier With Linearity-Efficiency Tradeoff
    Luong, Giap
    Kerherve, Eric
    Pham, Jean-Marie
    Medrel, Pierre
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (11) : 1038 - 1040
  • [34] A 22.5-30.5GHz CMOS Power Amplifier Using Pole -tuning Technique for 5G Applications
    Hou, Haomin
    He, Jin
    Peng, Yao
    Deng, Tianchuan
    Cao, Zhiyuan
    Wang, Hao
    Chang, Sheng
    Huang, Qijun
    2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), 2019,
  • [35] Broadband high power amplifier using spatial power combining technique
    Jia, PC
    Chen, LY
    Alexanian, A
    York, RA
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1871 - 1874
  • [36] A fully matched high linearity 2-w PHEMT MMIC power amplifier for 3.5 GHz applications
    Chu, CK
    Huang, HK
    Liu, HZ
    Chiu, RJ
    Lin, CH
    Wang, CC
    Houng, MP
    Wang, YH
    Hsu, CC
    Wu, W
    Wu, CL
    Chang, CS
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2005, 15 (10) : 667 - 669
  • [37] A High Efficiency Broadband Class-E Power Amplifier Using a Reactance Compensation Technique
    Lin, Chi-Hsien
    Chang, Hong-Yeh
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (09) : 507 - 509
  • [38] An Integrated CMOS High Power Amplifier using Power Combining Technique
    Wang, Yiheng
    Yuan, Jiann-Shiun
    2012 PROCEEDINGS OF IEEE SOUTHEASTCON, 2012,
  • [39] A 3.3-4.3-GHz High-Efficiency Broadband Doherty Power Amplifier
    Shen, Ce
    He, Songbai
    Zhu, Xiaoyu
    Peng, Jun
    Cao, Tao
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2020, 30 (11) : 1081 - 1084
  • [40] A 2.5-GHz 1-V High Efficiency CMOS Power Amplifier IC with a Dual-Switching Transistor and Third Harmonic Tuning Technique
    Kurniawan, Taufiq Alif
    Yoshimasu, Toshihiko
    ELECTRONICS, 2019, 8 (01)