Custom instruction set NIOS-based OFDM processor for FPGAs

被引:1
|
作者
Meyer-Base, Uwe [1 ]
Sunkara, Divya [1 ]
Castillo, Encarnacion [1 ,2 ]
Garcia, Antonio [2 ]
机构
[1] FAMU FSU, ECE Dept, 2525 Pottsdamer St, Tallahassee, FL 32310 USA
[2] Univ Granada, Dep E&C Technol, Granada, Spain
来源
关键词
OFDM; FFT; FPGA; NIOS;
D O I
10.1117/12.663455
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Orthogonal Frequency division multiplexing (OFDM) spread spectrum technique, sometimes also called multicarrier or discrete multi-tone modulation, are used in bandwidth-efficient communication systems in the presence of channel distortion. The benefits of OFDM are high spectral efficiency, resiliency to RF interference, and lower multi-path distortion. OFDM is the basis for the European digital audio broadcasting (DAB) standard, the global asymmetric digital subscriber line (ADSL) standard, in the IEEE 802.11 5.8 GHz band standard, and ongoing development in wireless local area networks. The modulator and demodulator in an OFDM system can be implemented by use of a parallel bank of filters based on the discrete Fourier transform (DFT), in case the number of subchannels is large (e.g. K > 25), the OFDM system are efficiently implemented by use of the fast Fourier transform (FFT) to compute the DFT. We have developed a custom FPGA-based Altera NIOS system to increase the performance, programmability, and low power in mobile wireless systems. The overall gain observed for a 1024-point FFT ranges depending on the multiplier used by the NIOS processor between a factor of 3 and 16. A careful optimization described in the appendix yield a performance gain of up to 77% when compared with our preliminary results(12,13).
引用
收藏
页数:12
相关论文
共 50 条
  • [21] Acceleration of block-matching algorithms using a custom instruction-based paradigm on a Nios II microprocessor
    Diego González
    Guillermo Botella
    Carlos García
    Manuel Prieto
    Francisco Tirado
    EURASIP Journal on Advances in Signal Processing, 2013
  • [22] A UNIQUE MICRO-PROCESSOR INSTRUCTION SET
    FAIRCLOUGH, DA
    IEEE MICRO, 1982, 2 (02) : 8 - 18
  • [23] THE CLIPPER PROCESSOR - INSTRUCTION SET ARCHITECTURE AND IMPLEMENTATION
    HOLLINGSWORTH, W
    SACHS, H
    SMITH, AJ
    COMMUNICATIONS OF THE ACM, 1989, 32 (02) : 200 - 219
  • [24] Performance Evaluation of a Reconfigurable Instruction Set Processor
    Mehdipour, Farhad
    Noori, Hamid
    Honda, Hiroaki
    Inoue, Koji
    Murakami, Kazuaki
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 184 - +
  • [25] Modeling for application specific instruction set processor
    Dept. of Computer Science, University of Science and Technology of China, Hefei 230027, China
    不详
    Harbin Gongye Daxue Xuebao, 2008, 7 (1125-1130):
  • [26] THE INSTRUCTION SET ARCHITECTURE OF THE INFERENCE PROCESSOR UNIREDII
    SHIMADA, K
    KOIKE, H
    TANAKA, H
    IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 117 - 128
  • [27] IEC61131-3 Instruction List Language Processor for FPGAs
    Hajduk, Zbigniew
    ELECTRONICS, 2023, 12 (19)
  • [28] Code generation for a dual instruction set processor based on selective code transformation
    Lee, S
    Lee, J
    Min, SL
    Hiser, J
    Davidson, JW
    SOFTWARE AND COMPILERS FOR EMBEDDED SYSTEMS, 2003, 2826 : 33 - 48
  • [29] Automatic custom instruction identification for application-specific instruction set processors
    Xiao, Chenglong
    Casseau, Emmanuel
    Wang, Shanshan
    Liu, Wanjun
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 1012 - 1024
  • [30] Custom-instruction synthesis for ex-tensible-processor platforms
    Sun, F
    Ravi, S
    Raghunathan, A
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (02) : 216 - 228