Custom instruction set NIOS-based OFDM processor for FPGAs

被引:1
|
作者
Meyer-Base, Uwe [1 ]
Sunkara, Divya [1 ]
Castillo, Encarnacion [1 ,2 ]
Garcia, Antonio [2 ]
机构
[1] FAMU FSU, ECE Dept, 2525 Pottsdamer St, Tallahassee, FL 32310 USA
[2] Univ Granada, Dep E&C Technol, Granada, Spain
来源
关键词
OFDM; FFT; FPGA; NIOS;
D O I
10.1117/12.663455
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Orthogonal Frequency division multiplexing (OFDM) spread spectrum technique, sometimes also called multicarrier or discrete multi-tone modulation, are used in bandwidth-efficient communication systems in the presence of channel distortion. The benefits of OFDM are high spectral efficiency, resiliency to RF interference, and lower multi-path distortion. OFDM is the basis for the European digital audio broadcasting (DAB) standard, the global asymmetric digital subscriber line (ADSL) standard, in the IEEE 802.11 5.8 GHz band standard, and ongoing development in wireless local area networks. The modulator and demodulator in an OFDM system can be implemented by use of a parallel bank of filters based on the discrete Fourier transform (DFT), in case the number of subchannels is large (e.g. K > 25), the OFDM system are efficiently implemented by use of the fast Fourier transform (FFT) to compute the DFT. We have developed a custom FPGA-based Altera NIOS system to increase the performance, programmability, and low power in mobile wireless systems. The overall gain observed for a 1024-point FFT ranges depending on the multiplier used by the NIOS processor between a factor of 3 and 16. A careful optimization described in the appendix yield a performance gain of up to 77% when compared with our preliminary results(12,13).
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Custom Instruction for NIOS II processor FFT implementation for Image processing
    Sundararajan, Sindhuja
    Meyer-Baese, Uwe
    Botella, Guillermo
    SENSING AND ANALYSIS TECHNOLOGIES FOR BIOMEDICAL AND COGNITIVE APPLICATIONS 2016, 2016, 9871
  • [2] A Nios-based colonoscopy navigation system
    Hung, Chung-Wen
    Huang, Ke-Cheng
    Yu, Yan-Ting
    Chang, Hsuan-Ting
    ARTIFICIAL LIFE AND ROBOTICS, 2015, 20 (03) : 222 - 227
  • [3] Custom embedded processor for access network protocols based on reduced instruction set computer
    Liu, Fue
    Ge, Ning
    Zhou, Zucheng
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2007, 47 (10): : 1673 - 1676
  • [4] The Design of Optimized RISC Processor for Edge Artificial Intelligence Based on Custom Instruction Set Extension
    Oh, Hyun Woo
    Lee, Seung Eun
    IEEE ACCESS, 2023, 11 : 49409 - 49421
  • [5] An Artificial Neural Network Processor With a Custom Instruction Set Architecture for Embedded Applications
    Valencia, Daniel
    Fard, Saeed Fouladi
    Alimohammad, Amir
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 5200 - 5210
  • [6] Custom Instruction Search for Application Specific Instruction-Set Processor using Guided Simulated Annealing
    Fathy, Amr
    Isshiki, Tsuyoshi
    Li, Dongju
    Kunieda, Hiroaki
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 367 - 370
  • [7] CHIPS:: Custom Hardware Instruction Processor Synthesis
    Atasu, Kubilay
    Oezturan, Can
    Duendar, Guenhan
    Mencer, Oskar
    Luk, Wayne
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (03) : 528 - 541
  • [8] XML-Based Automatic NIOS II Multi-Processor System Generation for Intel FPGAs
    Cao, Haotian
    Meyer-Baese, Uwe
    ELECTRONICS, 2022, 11 (18)
  • [9] The Design of Reconfigurable Instruction Set Processor Based on ARM Architecture
    Yin, Jinyong
    Xu, Zhenpeng
    Fang, Xinmo
    Zhou, Xihao
    ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 66 - 78
  • [10] Scalable processor instruction set extension
    Becker, J
    Thomas, A
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (02): : 136 - 148