Analog Layout Generator for CMOS Circuits

被引：46
|
作者：
Yilmaz, Ender [1 ]
Duendar, Guenhan [2 ]
机构：
[1] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85281 USA
[2] Bogazici Univ, Dept Elect & Elect Engn, TR-34342 Istanbul, Turkey
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2009年 / 28卷 / 01期
关键词：
Analog design automation; automatic layout generation; CMOS analog integrated circuits; computer-aided engineering; integrated circuit layout; MATCHING PROPERTIES; DESIGN TOOL; PLACEMENT;
D O I：
10.1109/TCAD.2008.2009137
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present a new layout level automation tool for analog CMOS circuits, namely, analog layout generator (ALG). ALG is capable of generating individual or matched components as well as placement and routing. ALG takes performance considerations into account, optimizing the layout in each step. A distinguishing feature of the tool is primarily providing spectra of generation possibilities ranging from full custom to automatic generation. ALG is not only designed to work as a standalone tool but also implemented to be the final step of an analog automation How. The flow supports circuit level specification in addition to layout level user specifications, so that it can be integrated into an analog automation system. Another feature of ALG is its interaction with a layout adviser tool, namely, YASA. YASA performs sensitivity simulations using a spicelike simulator providing sensitivities of performance parameters with respect to circuit parameters.
引用
收藏
页码：32 / 45
页数：14
相关论文
共 50 条
  • [21] Aladin: A Layout Synthesys Tool for Analog Integrated Circuits
    L. Zhang
    U. Kleine
    R. Raut
    Y. Jiang
    Analog Integrated Circuits and Signal Processing, 2006, 46 : 215 - 230
  • [22] EXCELLERATOR - CUSTOM CMOS LEAF CELL LAYOUT GENERATOR
    POIRIER, CJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (07) : 744 - 755
  • [23] Aladin: A layout synthesys tool for analog integrated circuits
    Zhang, L
    Kleine, U
    Raut, R
    Jiang, Y
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 46 (03) : 215 - 230
  • [24] FLAG: A flexible layout generator for analog MOS transistors
    Mathias, H
    Berger-Toussan, J
    Jacquemod, G
    Gaffiot, F
    Le Helley, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (06) : 896 - 903
  • [25] High performance CMOS analog arithmetic circuits
    Xu, J
    Siferd, R
    Ewing, RL
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 20 (03) : 193 - 201
  • [26] High Performance CMOS Analog Arithmetic Circuits
    Jing Xu
    Ray Siferd
    Robert L. Ewing
    Analog Integrated Circuits and Signal Processing, 1999, 20 : 193 - 201
  • [27] High performance CMOS analog arithmetic circuits
    Xu, J
    Siferd, R
    Ewing, RL
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 22 (02): : 103 - 111
  • [28] Random Telegraph Noise in Analog CMOS Circuits
    da Silva, Mauricio Banaszeski
    Wirth, Gilson I.
    Tuinhout, Hans P.
    Zegers-van Duijnhoven, Adrie
    Scholten, Andries J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (06) : 2229 - 2242
  • [29] LOW-VOLTAGE CMOS ANALOG CIRCUITS
    HOSTICKA, BJ
    BROCKHERDE, W
    HAMMERSCHMIDT, D
    KOKOZINSKI, R
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 864 - 872
  • [30] High performance CMOS analog arithmetic circuits
    Department of Electrical Engineering, Wright State University, Dayton, OH 45435, United States
    Analog Integr Circuits Signal Process, 3 (193-201):
12345