Low Power and Area Efficient FIR Filter Using Adaptive LMS Algorithm

被引:0
|
作者
Dasharatha, M. [1 ]
Naik, B. Rajendra [1 ]
Reddy, N. S. S. [2 ]
机构
[1] Osmania Univ, Elect & Commun Engn Dept, Hyderabad, Telangana State, India
[2] Osmania Univ, Elect & Commun Engn Dept, VCE, Hyderabad, Telangana State, India
关键词
FPGA; Adaptive noise canceller; Adaptive FIR filter and Least Mean Square (LMS);
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents low power and area efficient LMS (Least Mean Square) adaptive filter. Least Mean Squares algorithm used in many DSP applications to process the signal and designed for generating filter coefficients based on the processed signal. The proposed method reduces the power consumption and area due to adaptation of the weights generated internally according to the corrected output and previous weights. The weights area calculated using LMS algorithm. The proposed simulation is done using Modelsim, structure coded using Verilog HDL and synthesized by Xilinx ISE. The power is calculated using Xilinx power estimator by targeting to FPGA. The observed results for the proposed system improved 46 % in area and 23 % in power compared to conventional FIR filter.
引用
收藏
页码:453 / 456
页数:4
相关论文
共 50 条
  • [41] Analytical model for the first and second moments of an adaptive interpolated constrained filtered-X LMS FIR filter using the algorithm
    Tobias, OJ
    Seara, R
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 2001, 148 (05): : 337 - 347
  • [42] Low-area/power parallel FIR digital filter implementations
    Parker, DA
    Parhi, KK
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 17 (01): : 75 - 92
  • [43] Low-Area/Power Parallel FIR Digital Filter Implementations
    David A. Parker
    Keshab K. Parhi
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 17 : 75 - 92
  • [44] Low-area/power parallel FIR digital filter implementations
    Theseus Logic, Inc, St. Paul, United States
    J VLSI Signal Process, 1 (75-92):
  • [45] A New Area-efficient FIR Filter Design Algorithm by Dynamic Programming
    Zhao, Juan
    Wang, Yujia
    Chen, Jiajia
    Feng, Feng
    2016 24TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2016, : 1853 - 1856
  • [46] A pipelined LMS adaptive FIR filter architecture without adaptation delay
    Douglas, SC
    Zhu, QH
    Smith, KF
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1998, 46 (03) : 775 - 779
  • [47] Quantifying the convergence speed of LMS adaptive FIR filter with autoregressive inputs
    Homer, J
    ELECTRONICS LETTERS, 2000, 36 (06) : 585 - 586
  • [48] Performance improvements of adaptive FIR filters using adjusted step size LMS algorithm
    Al-Kindi, MJ
    Al-Samarrie, AK
    Al-Anbakee, TM
    SEVENTH INTERNATIONAL CONFERENCE ON HF RADIO SYSTEMS AND TECHNIQUES, 1997, (441): : 454 - 458
  • [49] Implementation of pipelined LMS adaptive filter for low-power VLSI applications
    Dukel, B
    Rizkalla, ME
    Salama, P
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 533 - 536
  • [50] Low-power adaptive FIR filter generator using bit-oriented structures
    Lin, Y. -T.
    Huang, S. -Y.
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (02): : 167 - 172