Novel OPC Flow for the Trim-Mask Lithography

被引:2
|
作者
Kojima, Yasushi [1 ]
Moniwa, Akemi [1 ]
Maruyama, Tatsuya [1 ]
Ishibashi, Manabu [2 ]
Taoka, Hironobu [1 ]
机构
[1] Renesas Elect Corp, 4-1 Mizuhara, Itami, Hyogo 6640005, Japan
[2] Renesas Design Crop, Itami, Hyogo 6640005, Japan
关键词
the trim-mask lithography; compact lithography model; OPC; RDR; DFM;
D O I
10.1117/12.964398
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Novel Optical Proximity Correction (OPC) flow using the new compact lithography model which predicts wafer patterns formed by the trim-mask lithography has been developed. The trim-mask lithography has been indispensable to manufacture the random-logic devices using the leading-edge processes which require double patterning technology (DPT) and/or restricted/reduced design rule (RDR). It is the litho-etch-litho-etch (LELE) DPT in which a trim process, a litho-etch (LE) process, follows one or several LE processes. The trim process is used to remove redundant patterns in order to achieve the final patterns corresponding to design intent after forming periodic and lithography-friendly patterns by the preceding LE processes. In addition, it is used to form the narrow gaps between line ends(1). Since the influence of both the preceding processes and the trim process on the final wafer patterns should be considered through the OPC development, it is necessary to moderate the interference between the OPC developments for the masks and to reduce the increase of required computational resources. The concept of the compact lithography model has been proposed, the results applied to random-logic designs have been shown, and effectiveness of the OPC flow has been discussed.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Automatic OPC mask shape repair
    Word, James
    Dudau, Dragos
    Cobb, Nick
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521
  • [32] Adjustment of optical proximity correction (OPC) software for mask process correction (MPC). Module 2: Lithography simulation based on optical mask writing tool simulation
    Barberet, A
    Buck, P
    Fanget, G
    Toublan, O
    Richoilley, JC
    Tissier, M
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY IX, 2002, 4754 : 460 - 470
  • [33] Mask Lithography for Display Manufacturing
    Sandstrom, T.
    Ekberg, P.
    26TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2010, 7545
  • [34] Holographic lithography needs no mask
    Nole, J
    LASER FOCUS WORLD, 1997, 33 (05): : 209 - 212
  • [35] Balancing mask and lithography costs
    Bonn, J
    Sisler, S
    Tivnan, P
    2001 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2001, : 25 - 27
  • [36] Mask technology for EUV lithography
    Bujak, M
    Burkhart, S
    Cerjan, C
    Kearney, P
    Moore, C
    Prisbrey, S
    Sweeney, D
    Tong, W
    Vernon, S
    Walton, C
    Warrick, A
    Weber, F
    Wedowski, M
    Wilhelmsen, K
    Bokor, J
    Jeong, S
    Cardinale, G
    Ray-Chaudhuri, A
    Stivers, A
    Tenjil, E
    Yan, P
    Hector, S
    Nguyen, K
    15TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS '98, 1999, 3665 : 30 - 39
  • [37] Mask technology for optical lithography
    Cummings, KD
    Schellenberg, FM
    JOURNAL OF MICROLITHOGRAPHY MICROFABRICATION AND MICROSYSTEMS, 2004, 3 (02): : 202 - 202
  • [38] Lithography Using a Microelectronic Mask
    Seo, Manseung
    Kim, Haeryung
    Onosato, Masahiko
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2006, 18 (06) : 816 - 823
  • [39] Mask definition by nanoimprint lithography
    Lyebyedyev, D
    Scheer, HC
    17TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS, 2001, 4349 : 82 - 85
  • [40] Mask requirements for advanced lithography
    Trybula, WJ
    Engelstad, RL
    EMERGING LITHOGRAPHIC TECHNOLOGIES II, 1998, 3331 : 226 - 235