Novel OPC Flow for the Trim-Mask Lithography

被引:2
|
作者
Kojima, Yasushi [1 ]
Moniwa, Akemi [1 ]
Maruyama, Tatsuya [1 ]
Ishibashi, Manabu [2 ]
Taoka, Hironobu [1 ]
机构
[1] Renesas Elect Corp, 4-1 Mizuhara, Itami, Hyogo 6640005, Japan
[2] Renesas Design Crop, Itami, Hyogo 6640005, Japan
关键词
the trim-mask lithography; compact lithography model; OPC; RDR; DFM;
D O I
10.1117/12.964398
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Novel Optical Proximity Correction (OPC) flow using the new compact lithography model which predicts wafer patterns formed by the trim-mask lithography has been developed. The trim-mask lithography has been indispensable to manufacture the random-logic devices using the leading-edge processes which require double patterning technology (DPT) and/or restricted/reduced design rule (RDR). It is the litho-etch-litho-etch (LELE) DPT in which a trim process, a litho-etch (LE) process, follows one or several LE processes. The trim process is used to remove redundant patterns in order to achieve the final patterns corresponding to design intent after forming periodic and lithography-friendly patterns by the preceding LE processes. In addition, it is used to form the narrow gaps between line ends(1). Since the influence of both the preceding processes and the trim process on the final wafer patterns should be considered through the OPC development, it is necessary to moderate the interference between the OPC developments for the masks and to reduce the increase of required computational resources. The concept of the compact lithography model has been proposed, the results applied to random-logic designs have been shown, and effectiveness of the OPC flow has been discussed.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Practicing extension of 248 DUV optical lithography using trim-mask PSM
    Kling, ME
    Cave, N
    Falch, BJ
    Fu, CC
    Green, K
    Lucas, KD
    Roman, BJ
    Reich, A
    Sturtevant, JL
    Tian, RQ
    Russell, D
    Karklin, L
    Wang, YT
    OPTICAL MICROLITHOGRAPHY XII, PTS 1 AND 2, 1999, 3679 : 10 - 17
  • [2] Mask topography effect on OPC at hyper NA lithography
    Lee, Sook
    Kim, In-Sung
    Chun, Yong-Jin
    Kim, Sang-Wook
    Lee, Suk-Joo
    Woo, Sang-Gyun
    Cho, Han-Ku
    Moon, Joo-Tae
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U1085 - U1092
  • [3] Trim Mask Optimization for Hybrid Multiple Pattering Lithography
    Chang, Yin-Lu
    Fang, Shao-Yun
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [4] Efficient post-OPC lithography hotspot detection using a novel OPC correction and verification flow
    Zhang, Qiaolin
    VanAdrichem, Paul
    Lucas, Kevin
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XIV, PTS 1 AND 2, 2007, 6607
  • [5] Curvilinear mask handling in OPC flow
    Chen, Yung-Yu
    Chang, Kai-Hsiang
    Cheng, Wen-Li
    Tang, Yu-Po
    JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2024, 23 (01):
  • [6] PMJ'99 panel discussion review: OPC mask technology for KrF lithography
    Kawahira, H
    Hayashi, N
    Hamada, H
    19TH ANNUAL SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 1999, 3873 : 318 - 327
  • [7] Mask shot count reduction strategies in the OPC flow
    Word, James
    Mizuuchi, Keisuke
    Fu, Sai
    Brown, William
    Sahouria, Emile
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [8] An optimized OPC and MDP flow for reducing mask write time and mask cost
    Yang, Ellyn
    Li, Cheng He
    Park, Se Jin
    Zhu, Yu
    Guo, Eric
    PHOTOMASK TECHNOLOGY 2010, 2010, 7823
  • [9] GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets
    Yang, Haoyu
    Li, Shuhe
    Ma, Yuzhe
    Yu, Bei
    Young, Evangeline F. Y.
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [10] GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets
    Yang, Haoyu
    Li, Shuhe
    Deng, Zihao
    Ma, Yuzhe
    Yu, Bei
    Young, Evangeline F. Y.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2822 - 2834