Exploring Design Space of a 3D Stacked Vector Cache

被引：0

作者：

Egawa, Ryusuke ^{[1
]}

Endo, Yusuke

Takizwa, Hiroyuki

Kobayashi, Hiroaki ^{[1
]}

Tada, Jubee

机构：

[1] Tohoku Univ, Cybersci Ctr, Sendai, Miyagi 980, Japan

来源：

2012 SC COMPANION: HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SCC) | 2012年

关键词：

component; 3D Die Stacking; TSVs; Vector Cache;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Although 3D integration technologies with through silicon vias (TSVs) have expected to overcome the memory and power wall problems in the future microprocessor design, there is no promising EDA tools to design 3D integrated VLSIs. In addition, effects of 3D integration on microprocessor design have not been discussed well. Under this situation, this paper presents design approach of 3D stacked cache memories using existing EDA tools, and shows early performances evaluation of 3D stacked cache memories for vector processors.

引用

页码：1475 / +

页数：2

共 50 条

[11] Design Space Exploration for 3D-stacked DRAMs
Weis, Christian
Wehn, Norbert
Igor, Loi
Benini, Luca
2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 389 - 394
[12] Dynamic Cache Pooling for Improving Energy Efficiency in 3D Stacked Multicore Processors
Meng, Jie
Zhang, Tiansheng
Coskun, Ayse K.
2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 210 - 215
[13] Squeezing Maximizing Performance out of 3D Cache-Stacked Multicore Architectures
Khan, Asim
Kang, Kyungsu
Kyung, Chong-Min
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[14] A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs
Sun, Guangyu
Dong, Xiangyu
Xie, Yuan
Li, Jian
Chen, Yiran
HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 239 - +
[15] A New Architecture Design of Three Dimensional (3D) CACHE
Wang, Yu
2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2016, : 2814 - 2817
[16] Design consideration of a 3D stacked power supply on chip
Ono, Kota
Hiura, Kengo
Matsumoto, Sathoshi
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1276 - 1282
[17] On the Implementation of a 3D Space Vector Modulation Algorithm
Frutos, Paul
Christopher, Edward
Sanchez, Alberto
2018 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2018,
[18] A 3D package design with cavity substrate and stacked die
Xie, Huiqin
Li, Jun
Song, Jian
Hou, Fengze
Guo, Xueping
Wang, Shuling
Yu Daquan
Cao Liqiang
Wan, Lixi
2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 64 - 67
[19] The efficient placement design for 3D Stacked Dies Packages
Yuan, Zhi-Lung
Huang, Mong-Na Lo
Huang, Yu-Jung
2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, : 262 - 265
[20] Cooperative cache memory (CCM) based on the performance efficiency for 3D stacked memory system
Lim, Hongyeol
Park, Gi-Ho
IEICE ELECTRONICS EXPRESS, 2016, 13 (12):

← 1 2 3 4 5 →