Flight Experience of the Xilinx Virtex-4

被引：18

作者：

Quinn, Heather ^{[1
]}

Graham, Paul ^{[1
]}

Morgan, Keith ^{[1
]}

Baker, Zachary ^{[1
]}

Caffrey, Michael ^{[1
]}

Smith, Dave ^{[1
]}

Wirthlin, Mike ^{[2
]}

Bell, Randy ^{[3
]}

机构：

[1] Los Alamos Natl Lab, Los Alamos, NM 87545 USA

[2] Brigham Young Univ, Provo, UT 84602 USA

[3] US DOE, Washington, DC 20585 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2013年 / 60卷 / 04期

关键词：

Emulation; fault tolerance; field programmable gate arrays;

D O I：

10.1109/TNS.2013.2246581

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper provides information regarding the use of the Xilinx Virtex-4 field-programmable gate array (FPGA) in a spacecraft deployed to low-earth orbit. The results are compared to pre-deployment accelerated single-event effects (SEEs) and fault-injection testing.

引用

页码：2682 / 2690

页数：9

共 50 条

[21] FPGA Based TDC Using Virtex-4 ISERDES Blocks
Imrek, J.
Hegyesi, Gy.
Kalinka, G.
Molnar, J.
Nagy, F.
Valastyan, I.
Szabo, Zs.
2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 1413 - 1415
[22] XILINX针对汽车市场应用推出SPARTAN-3E和VIRTEX-4 XA器件
世界电子元器件, 2005, (11) : 105 - 105
[23] High-precision delay testing of Virtex-4 FPGA designs
Smith, Jack
Xia, Tian
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1090 - +
[24] A HIGH PERFORMANCE MICROPROCESSOR WITH DSP EXTENSIONS OPTIMIZED FOR THE VIRTEX-4 FPGA
Ehliar, Andreas
Karlstrom, Per
Liu, Dake
2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 598 - 601
[25] Built-In Self-Test of Programmable Clock Buffers in Virtex-4, Virtex-5 and Virtex-6 FPGAs
Stroud, Charles E.
Da Cunha, Neil S.
PROCEEDINGS SSST 2011: 43RD IEEE SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2011, : 226 - 230
[26] 基于Virtex-4的DCM动态重配置设计
方火能
邢开宇
曹晓曼
电子科技, 2012, (05) : 108 - 110+114
[27] Delay Study of Virtex-2, Virtex-4 and Spartan-3E Based Truncated Multipliers
Al Mijalli, Mohammed H.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2011, 11 (07): : 68 - 71
[28] FPGA Implementation of Braun's Multiplier Using Spartan-3E, Virtex-4, Virtex-5 and Virtex-6
Anitha, R.
Bagyaveereswaran, V.
TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 486 - 494
[29] Virtex-4系列FPGA纠正单粒子翻转的方法研究
陶晓霞
邢炜
徐启炳
空间电子技术, 2011, 8 (02) : 54 - 58
[30] Virtex-4系列塑封BGA器件清洗防护工艺研究
朱永鑫
吴琳
陆瑾雯
刘红民
常烁
电子工艺技术, 2019, 40 (01) : 17 - 18+34

← 1 2 3 4 5 →