Thin Wafer Handling Process Evaluation for 3DIC Integration

被引:0
|
作者
Chang, H. H. [1 ]
Tsai, W. L. [1 ]
Chien, C. H. [1 ]
Fu, H. C. [1 ]
Chiang, C. W. [1 ]
Chen, Y. H. [1 ]
Lo, W. C. [1 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
After temporary bonding and thinning process, many backside processes will be conducted on the thinned wafer. The critical processes for thin wafer handling material are high temperature and high vacuum processes. In this article, a quick adhesive selecting method is proposed. Backside process of PECVD SiO2 is identified as the most critical process for thin wafer handling material selection. Two thermal plastic thin wafer handling materials are used in this study for 300 mm wafers and thermal compress bonding in a vacuum chamber is used for bonding process. After bonding, the wafer is thinned down to 50 mu m by a commercialized grinder and the PECVD SiO2 process is conducted on the thinned wafer. Many dishes were found after PECVD SiO2 process because there is outgassing from the thin wafer handling material or from the device/carrier wafer surface. In this research, an additional hold time is proposed to reduce the dishing after PECVD SiO2 process. Different hold time at 210. and different bonding time are evaluated. For the bonding process without hold time, large voids are observed. There are also 29 dishes on the surface of the wafer. By adding additional 5 minutes hold time before bonding, the number of the dishing on the wafer surface reduced from 29 to 6. If the hold time is set to 10 minutes, only 4 dishes were found on the wafer surface. From the evaluation result of these two thermal plastic thin wafer handling materials, B-glue seems much better than A-glue. The hold time seems very critical on void reduction during bonding process. From B-glue on PECVD SiO2 experiment, 10 minutes hold time has the better performance for void reduction. The bonding process with zero hold time has the worst performance which has many voids after PECVD SiO2 process. An ultra-thin 300 mm wafer with a thickness less than 7 mu m is also demonstrated in this research by using B-glue and 10 minutes hold time.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] SIP、3DIC和FinFET将并存
    王莹
    电子产品世界, 2013, 20 (01) : 77 - 77
  • [42] A Study on the 3DIC Interconnection using Thermal Compression Bond with Non Conductive Paste Process
    Chan, Mu-Hsuan
    Huang, Huei-Nuan
    Chan, Chien-Feng
    Lin, Chun-Tang
    Yang, Ming-H
    Lai, Jeng Yuan
    2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [43] Heterogeneous Integration Enabled by the State-of-the-Art 3DIC and CMOS Technologies: Design, Cost, and Modeling
    Lin, X-W
    Moroz, V
    Xu, X.
    Gao, Y.
    Rennie, D.
    Asenov, P.
    Smidstrup, S.
    Sherlekar, D.
    Qin, Z.
    Fang, T.
    Lee, J.
    Choi, M.
    Jones, S.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [44] 3DIC Benefit Estimation and Implementation Guidance From 2DIC Implementation
    Chan, Wei-Ting J.
    Du, Yang
    Kahng, Andrew B.
    Nath, Siddhartha
    Samadi, Kambiz
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [45] 3Dblox: Unleash the Ultimate 3DIC Design Productivity
    Chang, Jim
    PROCEEDINGS OF THE 2024 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2024, 2024, : 215 - 215
  • [46] A Novel DFT Architecture for 3DIC Test, Diagnosis and Repair
    Lee, Mincent
    Adham, Saman
    Wang, Min-Jer
    Peng, Ching-Nen
    Lin, Hung-Chih
    Hsu, Sen-Kuei
    Chen, Hao
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [47] 3DIC Design Challenges, Early Solutions and Future Recommendations
    Kolesov, Victoria
    Rajan, Vivek
    Nagisetty, Ramune
    2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
  • [48] Opportunities, Challenges and Mitigations in 3DIC Design, Test, and Analyses
    Kamal, Pratyush
    Mastroianni, Anthony
    Rey, Juan
    de la Serna, Antonio
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 867 - 869
  • [49] Cobalt UBM for fine pitch microbump applications in 3DIC
    Derakhshandeh, Jaber
    De Preter, Inge
    Vandersmissen, Kevin
    Dictus, Dries
    Di Piazza, Luca
    Hou, Lin
    Guerrieri, Stefano
    Vakanas, George
    Armini, Silvia
    Daily, Robert
    Lesniewska, Alicja
    Vandelaer, Yannick
    Van de Peer, Myriam
    Slabbekoorn, John
    Rebibis, Kenneth June
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 221 - 223
  • [50] Thin Wafer Handling and Chip to Wafer Stacking Technologies
    Pauzenberger, Guenter
    Uhrmann, Thomas
    Wimplinger, Markus
    Matthias, Thorsten
    Su, Kevin
    Tsai, TseMin
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 59 - 62