Voltage References for Ultra-Low Supply Voltages

被引：24

作者：

Kinget, P. ^{[1
]}

Vezyrtzis, C. ^{[1
]}

Chiang, E. ^{[1
]}

Hung, B. ^{[2
]}

Li, T. L. ^{[2
]}

机构：

[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA

[2] United Microelect, Hsinchu, Taiwan

来源：

PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年

关键词：

D O I：

10.1109/CICC.2008.4672187

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The majority of integrated voltage references have, so far, been limited to a minimum supply voltage above 0.7-V often due to the voltage headroom required for the forward-biased operation of a PN-junction. This paper reviews design techniques for low voltage reference design and explores the feasibility of designing a voltage reference with a supply voltage below 0.7-V in a standard CMOS process. Two ultra-low-voltage solutions are explored in detail, a reference circuit based on CMOS compatible Schottky diodes and a MOS-only reference circuit.

引用

页码：715 / +

页数：2

共 50 条

[31] A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits
Hanson, Scott
Sylvester, Dennis
Blaauw, David
ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 338 - 341
[32] A Novel Technique to Design Ultra-Low Voltage and Ultra-Low Power Inverter-Based OTAs
Della Sala, Riccardo
Centurelli, Francesco
Scotti, Giuseppe
2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,
[33] Soft MOUSETRAP: a Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages
Liu, Jian
Nowick, Steven M.
Seokl, Mingoo
2013 IEEE 19TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2013, : 1 - 7
[34] An electronic voltage regulator with supplementary circuit to supply low voltages
Working, EB
INDUSTRIAL AND ENGINEERING CHEMISTRY-ANALYTICAL EDITION, 1938, 10 : 0434 - 0435
[35] Ultra-Low Voltage and Ultra-Low Power Consumption Nonvolatile Operation of a Three-Terminal Atomic Switch
Wang, Qi
Itoh, Yaomi
Tsuruoka, Tohru
Aono, Masakazu
Hasegawa, Tsuyoshi
ADVANCED MATERIALS, 2015, 27 (39) : 6029 - 6033
[36] Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
Junchao Chen
Kwen-Siong Chong
Bah-Hwee Gwee
Circuits, Systems, and Signal Processing, 2014, 33 : 3317 - 3329
[37] Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing
Chen, Junchao
Chong, Kwen-Siong
Gwee, Bah-Hwee
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (10) : 3317 - 3329
[38] Design of Ultra-Low Voltage/Power Circuits and Systems
Lanuzza, Marco
De Rose, Raffaele
Strangio, Sebastiano
ELECTRONICS, 2022, 11 (04)
[39] Ultra-Low Voltage VDCC Design by Using DTMOS
Basak, M. E.
Kacar, F.
ACTA PHYSICA POLONICA A, 2016, 130 (01) : 223 - 225
[40] Ultra-low voltage common-mode voltage detector circuit
Daliri, M.
Maymandi-Nejad, M.
ELECTRONICS LETTERS, 2008, 44 (13) : 782 - U17

← 1 2 3 4 5 →