Key hot-carrier degradation model calibration and verification issues for accurate AC circuit-level reliability simulation

被引:8
|
作者
Jiang, WJ
Le, H
Dao, S
Kim, SA
Stine, B
Chung, JE
Wu, YJ
Bendix, P
Prasad, S
Kapoor, A
Kopley, TE
Dungan, T
Manna, I
Marcoux, P
Wu, LF
Chen, A
Liu, ZH
机构
关键词
D O I
10.1109/RELPHY.1997.584278
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study provides necessary degradation model calibration and evaluation guidelines required to enable more consistent and effective use of hot-carrier reliability simulation tools. Benchmark results provide strong verification that the AC degradation models are generally accurate if properly calibrated; however, SPICE modeling errors, secondary physical mechanisms and statistical parameter variation are found to impact the simulated results as much as differences in the circuit design itself.
引用
收藏
页码:300 / 306
页数:7
相关论文
共 24 条
  • [11] Digital test circuit design and optimization for AC hot-carrier reliability characterization and model calibration under realistic high frequency stress conditions
    Jiang, WJ
    Le, H
    Kim, SA
    Chung, JE
    Wu, YJ
    Bendix, P
    Jensen, J
    Ardans, R
    Prasad, S
    Kapoor, A
    Kopley, TE
    Dungan, T
    Marcoux, P
    1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES - PROCEEDINGS, 1997, : 56 - 62
  • [12] An LDMOS hot carrier model for circuit reliability simulation
    Sasse, Guido T.
    Claes, Jan A. M.
    De Vries, Bart
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [13] Channel-hot-carrier degradation in the channel of junctionless transistors: a device- and circuit-level perspective
    Panchore, Meena
    Bramhane, Lokesh
    Singh, Jawar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (03) : 1196 - 1201
  • [14] Channel-hot-carrier degradation in the channel of junctionless transistors: a device- and circuit-level perspective
    Meena Panchore
    Lokesh Bramhane
    Jawar Singh
    Journal of Computational Electronics, 2021, 20 : 1196 - 1201
  • [15] Reliability simulation of AC hot carrier degradation for deep sub-micron MOSFETs
    Shimizu, S
    Tanizawa, M
    Kusunoki, S
    Inuishi, M
    Miyoshi, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (11): : 19 - 27
  • [16] Reliability evaluation of Gilbert cell mixer based on a hot-carrier stressed device degradation model
    Lin, WC
    Du, LJ
    King, YC
    2004 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2004, : 387 - 390
  • [17] Electrothermal Effects on Hot-Carrier Reliability in SOI MOSFETs-AC Versus Circuit-Speed Random Stress
    Chen, Wenchao
    Cheng, Ran
    Wang, Da-Wei
    Song, Hao
    Wang, Xiang
    Chen, Hongsheng
    Li, Erping
    Yin, Wen-Yan
    Zhao, Yi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (09) : 3669 - 3676
  • [18] SIMULATION OF HOT-CARRIER-INDUCED MOS CIRCUIT DEGRADATION FOR VLSI RELIABILITY-ANALYSIS
    LEBLEBICI, Y
    KANG, SM
    IEEE TRANSACTIONS ON RELIABILITY, 1994, 43 (02) : 197 - 206
  • [19] Hot-carrier induced series resistance enhancement model (HISREM) of nMOSFET's for circuit simulations and reliability projections
    Hwang, Nam
    Forbes, Leonard
    Microelectronics Reliability, 1995, 35 (02): : 225 - 239
  • [20] A BIDIRECTIONAL NMOSFET CURRENT REDUCTION MODEL FOR SIMULATION OF HOT-CARRIER-INDUCED CIRCUIT DEGRADATION
    QUADER, KN
    LI, CC
    TU, R
    ROSENBAUM, E
    KO, PK
    HU, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2245 - 2254