Design of New Cascaded Multilevel Inverter Topology

被引：0
|
作者：
Sathyam [1 ]
Ramesh, H. R. [1 ]
机构：
[1] Univ Visvesvaraya Coll Engn, Dept Elect Engn, Bangalore, Karnataka, India
来源：
2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT) | 2019年
关键词：
Multilevel Inverter (MLI); Cascaded H-Bridge (CHB); Total Harmonic Distortion (THD);
D O I：
10.1109/i2ct45611.2019.9033719
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Multilevel Inverter (MLI) has gained a lot of interest in academia and industry as an alternative for high power and medium voltage applications. This paper does the comparison between 19-level symmetrical and proposed asymmetrical MLI. The proposed topology uses unequal DC voltage sources. The proposed inverter topology is investigated for various parameters such as number of switches used and THD which produces maximum output voltage steps. With the help of MATLAB/Simulink environment, the realization of proposed 19level asymmetric topology is confirmed.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure
    Alishah, Rasoul Shalchi
    Hosseini, Seyed Hossein
    Babaei, Ebrahim
    Sabahi, Mehran
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (03) : 2072 - 2080
  • [42] Design And Implementation Of A Symmetrical Multilevel Inverter Topology
    Naik, Banavath Shiva
    Venkataramanaiah, Jammala
    Reddy, K. Surendra
    Suresh, Y.
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2017), 2017, : 417 - 421
  • [43] A new transformerless cascaded multilevel converter topology
    Wang, Kui
    Li, Yongdong
    Zheng, Zedong
    2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 2585 - 2590
  • [44] The New Topology In Flying Capacitor Multilevel Inverter
    Maheshkumar., N.
    Maheskumar, ., V
    Divya, M.
    2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS, 2013,
  • [45] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [46] A New Topology for Cascaded Multilevel Inverter to Generate More Voltage Levels with a Reduced Count of Power Switches
    Ranjbarizad, Vida
    Aalami, Mohammadamin
    Babaei, Ebrahim
    2019 4TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND THEIR APPLICATIONS (ICPEA), 2019,
  • [47] A cascaded multilevel inverter based on new basic units
    Yousefizad, Shahab
    Azimi, Erfan
    Nasiri-Zarandi, Reza
    Hafezi, Hossein
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (12) : 2158 - 2177
  • [48] New level doubling architecture of cascaded multilevel inverter
    Yahya, Ashraf
    Ali, Syed M. Usman
    Ghani, Arfan
    IET POWER ELECTRONICS, 2019, 12 (08) : 1891 - 1902
  • [49] Application of new algorithms on asymmetric cascaded multilevel inverter
    Yahya, Ashraf
    Ali, Syed M. Usman
    Khan, Muhammad Farhan
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2020, 39 (04) : 943 - 958
  • [50] Single-Phase Cascaded Multilevel Inverter Topology for Distributed DC Sources
    Ahmed, Benozir
    Aganah, Kennedy A.
    Ndoye, Mandoye
    Arif, Md Arifin
    Luciano, Cristopher
    Murphy, Gregory V.
    2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), 2017, : 514 - +
12345