Advanced DC-SF Cell Technology for 3-D NAND Flash

被引:14
|
作者
Aritome, Seiichi [1 ,2 ]
Noh, Yoohyun [1 ]
Yoo, Hyunseung [1 ]
Choi, Eun Seok [1 ]
Joo, Han Soo [1 ]
Ahn, Youngsoo [1 ]
Han, Byeongil [1 ]
Chung, Sungjae [1 ]
Shim, Keonsoo [1 ]
Lee, Keunwoo [1 ]
Kwak, Sanghyon [1 ]
Shin, Sungchul [1 ]
Choi, Iksoo [1 ]
Nam, Sanghyuk [1 ]
Cho, Gyuseog [1 ]
Sheen, Dongsun [1 ]
Pyi, Seungho [1 ]
Choi, Jongmoo [1 ]
Park, Sungkye [1 ]
Kim, Jinwoong [1 ]
Lee, Seokkiu [1 ]
Hong, Sungjoo [1 ]
Park, Sungwook [1 ]
Kikkawa, Takamaro [2 ]
机构
[1] SK Hynix Inc, R&D Div, Ichon 467701, South Korea
[2] Hiroshima Univ, Res Inst Nanodevice & Bio Syst, Grad Sch Adv Sci Matter, Higashihiroshima 7398527, Japan
关键词
Floating gate; NAND Flash; nonvolatile memory; 3-D cell;
D O I
10.1109/TED.2013.2247606
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced dual control gate with surrounding floating gate (DC-SF) cell process and operation schemes are successfully developed for 3-D NAND flash memories. To improve performance and reliability of DC-SF cell, new metal control gate last (MCGL) process is developed. The MCGL process can realize a low resistive tungsten (W) metal wordline, a low damage on tunnel oxide/inter-poly dielectric (IPD), and a preferable floating gate (FG) shape. Also, new read and program operation schemes are developed. In the new read operation, the higher and lower Vpass-read are alternately applied to unselected control gates to compensate lowering FG potential to be a pass transistor. In the new program scheme, the optimized Vpass are applied to neighbor WL of selected WL to prevent program disturb and charge loss through IPD. Thus, by using the MCGL process and new read/program schemes, the high performance and reliability of the DC-SF cell can be realized for 3-D NAND flash memories.
引用
收藏
页码:1327 / 1333
页数:7
相关论文
共 50 条
  • [21] WAFER THINNING AND DICING TECHNOLOGY FOR 3D NAND FLASH
    Ma, Qian
    Lin, Jiantao
    Liu, Hao
    van Borkulo, Jeroen
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [22] Novel Dummy Cell Programming Scheme to Improve Retention Characteristics in 3-D NAND Flash Memory
    Kim, Donghwi
    Yoon, Gilsang
    Go, Donghyun
    Park, Jounghun
    Kim, Jungsik
    Lee, Jeong-Soo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (08) : 4644 - 4648
  • [23] Impact of Temperature on the Amplitude of RTN Fluctuations in 3-D NAND Flash Cells
    Nicosia, G.
    Mannara, A.
    Resnati, D.
    Paolucci, G. M.
    Tessariol, P.
    Lacaita, A. L.
    Spinelli, A. S.
    Goda, A.
    Compagnoni, C. Monzio
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [24] Radiation Tolerance of 3-D NAND Flash Based Neuromorphic Computing System
    Hasan, Md Mehedi
    Raquibuzzaman, Md
    Chatterjee, Indranil
    Ray, Biswajit
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [25] Modeling of program Vth distribution for 3-D TLC NAND flash memory
    Kunliang Wang
    Gang Du
    Zhiyuan Lun
    Wangyong Chen
    Xiaoyan Liu
    Science China Information Sciences, 2019, 62
  • [26] A Heavy-Ion Detector Based on 3-D NAND Flash Memories
    Bagatin, Marta
    Frost, Chris
    Gerardin, Simone
    Paccagnella, Alessandro
    Beltrami, Silvia
    Costantino, Alessandra
    Poivey, Christian
    Santin, Giovanni
    Ferlet-Cavrois, Veronique
    Cazzaniga, Carlo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (01) : 154 - 160
  • [27] Modeling of program Vth distribution for 3-D TLC NAND flash memory
    Kunliang WANG
    Gang DU
    Zhiyuan LUN
    Wangyong CHEN
    Xiaoyan LIU
    Science China(Information Sciences), 2019, 62 (04) : 187 - 196
  • [28] Impact of Cycling on Random Telegraph Noise in 3-D NAND Flash Arrays
    Nicosia, Gianluca
    Goda, Akira
    Spinelli, Alessandro S.
    Compagnoni, Christian Monzio
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (08) : 1175 - 1178
  • [29] Modeling of Trap Generation in 3-D NAND Charge Trap Flash Memory
    Kumar, Anuj
    Tiwari, Ravi
    Rai, Himanshu
    Saikia, Rashmi
    Bisht, Arnav Shaurva
    Mahapatra, Souvik
    2024 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD 2024, 2024,
  • [30] Modeling of program Vth distribution for 3-D TLC NAND flash memory
    Wang, Kunliang
    Du, Gang
    Lun, Zhiyuan
    Chen, Wangyong
    Liu, Xiaoyan
    SCIENCE CHINA-INFORMATION SCIENCES, 2019, 62 (04)