A Threshold-Embedded Offset Calibration Technique for Folding Flash ADCs

被引:0
|
作者
Tang, Tzu-Yi [1 ]
Zeng, Jhao-Wei [1 ]
Chen, Kevin [2 ]
Tsai, Tsung-Heng [1 ]
机构
[1] Natl Chung Cheng Univ, Dept Elect Engn, Chiayi, Taiwan
[2] Ind Tech Res Inst, Info & Comm Res Lab, Hsinchu, Taiwan
关键词
NM DIGITAL CMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A threshold-embedded offset calibration technique for inverter-based analog-to-digital converter (ADC) is presented. This work presents a background calibration technique for trimming the input-referred offsets of the comparators without interrupting the ADC's normal operation. Moreover, a folding flash architecture is employed to save the conversion power. The proposed calibration approach is based on the time-domain comparison. The random input-referred offsets of the comparators are converted to phase difference and detected by time-domain comparators. Simulation results show that the proposed compensation technique is validated. After calibration, the effective number of bits (ENOB) can be significantly improved from 3.4 bit to 5.7 bit.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] A nonlinearity error calibration technique for pipelined ADCs
    Jalili, Armin
    Sayedi, Sayed Masoud
    Wikner, J. Jacob
    Nezhad, Abolghasem Zeidaabadi
    INTEGRATION-THE VLSI JOURNAL, 2011, 44 (03) : 229 - 241
  • [22] A Background Time-skew Calibration Technique in Flash-Assisted Time-Interleaved SAR ADCs
    Chen, Yongzhen
    Wu, Yimin
    Cao, Fubiao
    Ye, Fan
    Ren, Junyan
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 295 - 298
  • [23] Digitally Programmable Offset Compensation of Comparators in Flash ADCs for Hybrid ADC Architectures
    Zlochisti, Marina
    Zahrai, Seyed Alireza
    Onabajo, Marvin
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [24] A new offset cancellation technique for folding ADC
    Movahedian, H
    Bakhtiar, MS
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 200 - 203
  • [25] A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs
    Chang, Hsuan-Yu
    Yang, Ching-Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1728 - 1738
  • [26] A Mixed Mode Background Calibration Technique for Pipeline ADCs
    Sobhi, Jafar
    Kanani, Ziaeddin Kuzeh
    Tahmasebi, Ahamad
    Yousefi, Mousa
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 2443 - +
  • [27] A New Capacitor Mismatch Calibration Technique for SAR ADCs
    Peng, Xizhu
    Fu, Tujian
    Bao, Qingqing
    Peng, Chuanwei
    Zhuang, Haoyu
    Tang, He
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 752 - 755
  • [28] Background interstage gain calibration technique for pipelined ADCs
    Keane, JP
    Hurst, PJ
    Lewis, SH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (01) : 32 - 43
  • [29] An offset and gain error calibration method in high-precision SAR ADCs
    Hao, Junyan
    Shen, Yi
    Li, Angyang
    Wang, Min
    Zou, Qing
    Qiu, Zheng
    Liu, Shubin
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2023, 139
  • [30] A data optimization test technique for characterizing embedded ADCs
    Raczkowycz, J
    Allott, S
    Pritchard, TI
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 165 - 175