FPGA Implementation of Generalized Modulation for Hybrid Multilevel Inverter with fixed Ratio DC Link Voltage

被引:0
|
作者
Gautam, Shweta [1 ]
Kundu, Sombuddha [2 ]
Basu, Pinaki [3 ]
Gupta, Rajesh [1 ]
机构
[1] Motilal Nehru Natl Inst Technol, Dept Elect Engn, Allahabad, Uttar Pradesh, India
[2] Tally Solut Pvt Ltd, Kolkata, India
[3] Indian Air Force, Jaisalmer, India
关键词
Asymmetrical multilevel inverters; fast Fourier transform (FFT); field programmable gate array (FPGA); total harmonic distortion (THD);
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, an FPGA implementation of generalized modulation for hybrid multilevel inverter, having fixed ratio dc voltage for each cell, has been proposed. A hybrid inverter consists of number of high voltage H-bridge cells, each operating at the fundamental frequency and a low voltage PWM operated H-bridge cell. The proposed modulation algorithm is independent of the actual dc link voltage of the cells. Also the templates for output voltage of each high voltage cells are generated internally without any need of inverter output voltage feedback for comparison with the reference. Verification of the proposed modulation algorithm is obtained for a seven level hybrid inverter using two cascaded H-bridge cells, both through the simulations and experiments. In experimental verification, the modulation algorithm is implemented using LabVIEW FPGA module programming on reconfigurable data acquisition board.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Topology and modulation of asymmetrical hybrid multilevel inverter
    Zheng, Hong
    Huang, Jian
    Sun, Yukun
    Shi, Yuli
    Nongye Gongcheng Xuebao/Transactions of the Chinese Society of Agricultural Engineering, 2012, 28 (03): : 198 - 202
  • [42] A Review of Modulation Techniques for Hybrid Multilevel Inverter
    Chandwani, Hina B.
    Matnani, Meeta K.
    2012 1ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2012,
  • [43] Minimization of DC-Link Capacitance and Improved Operational Performance of a 5-Level Hybrid Multilevel DC-Link Inverter
    Kahwa, Almachius
    Obara, Hidemine
    Fujimoto, Yasutaka
    IEEE OPEN JOURNAL OF POWER ELECTRONICS, 2022, 3 : 182 - 196
  • [44] A Design of DC link Voltage according to Power Loss of Inverter and Motor in Hybrid Vehicle
    Lee, Won-Kyoung
    Kwon, TaeSuck
    Lee, JoonHwan
    Park, Hyoung Geun
    Lee, SangJun
    Lee, HyeounDong
    INTELEC 09 - 31ST INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, 2009, : 127 - 129
  • [45] A generalized multilevel inverter topology with self voltage balancing
    Peng, FZ
    IAS 2000 - CONFERENCE RECORD OF THE 2000 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-5, 2000, : 2024 - 2031
  • [46] A generalized multilevel inverter topology with self voltage balancing
    Peng, FZ
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) : 611 - 618
  • [47] A generalised hybrid multilevel modulation technique developed in case of non-integer ratio among the dc-link voltages
    Liserre, M
    Pigazo, A
    Monopoli, VG
    Dell'Aquila, A
    Moreno, VM
    ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 513 - 518
  • [48] Maximum Utilization of DC Link Voltage in Grid Connected Hybrid Modular Multilevel Converter
    Kumar, A. Dinesh
    Das, Bikram
    Kasari, Prabir Ranjan
    Chakrabarti, Abanishwar
    2017 9TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE), 2017,
  • [49] A new three phase reduced switch multilevel dc-link inverter for medium voltage applications
    Anbarasan, P.
    Ramkumar, S.
    Thamizharasan, S.
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [50] Compensation of DC link voltage variation of a multilevel series-connected H-bridge inverter
    Naumanen, V.
    Luukko, J.
    Silventoinen, P.
    Pyrhonen, J.
    Saren, H.
    Rauma, K.
    IET POWER ELECTRONICS, 2010, 3 (05) : 793 - 803