Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process

被引：11

作者：

Wang, Chua-Chin ^{[1
,2
]}

Chao, Kuan-Yu ^{[1
]}

Sampath, Sivaperumal ^{[3
]}

Suresh, Ponnan ^{[3
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan

[2] Natl Sun Yat Sen Univ, Inst Undersea Technol, Kaohsiung 80424, Taiwan

[3] Vel Tech, Dept Elect & Commun Engn, Chennai 600054, Tamil Nadu, India

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2020年 / 28卷 / 09期

关键词：

Delays; Detectors; Image edge detection; Very large scale integration; Temperature measurement; Feature extraction; D flip-flip (DFF); process voltage and temperature (PVT); PVT corner detector; synchronization; time-to-digital converter (TDC); ADC;

D O I：

10.1109/TVLSI.2020.3008424

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

One of the most important functional units in digital circuitry for synchronization and measurement is time-to-digital converter (TDC) which always requires higher resolution and accuracy. In this brief, a process, voltage, temperature (PVT)-variation-insensitive TDC featured with a PVT detector is proposed. The PVT detector takes advantage of another delay line with optimized locking conditions to differentiate PVT corners. The proposed TDC is physically realized using a 90-nm CMOS process. On-silicon measurement results demonstrate 30-ps resolution, < 1.5 LSB INL/DNL, and 2.22 mW at 100 MHz and 1.2-V supply voltage.

引用

页码：2069 / 2073

页数：5

共 50 条

[41] A LOW POWER VERNIER TIME-TO-DIGITAL CONVERTER USING ADIABATIC LOGIC
Mahima, R.
Muralidharan, D.
2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 90 - 94
[42] A 90-nm CMOS low-power down-converter for 3-to 5-GHz ultra-wideband wireless systems
Sapone, Giuseppina
Palmisano, Giuseppe
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (10) : 2577 - 2581
[43] A low-power CMOS transimpedance amplifier in 90-nm technology for 5-Gbps optical communication applications
Zohoori, Soorena
Dolatshahi, Mehdi
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2217 - 2230
[44] A 3.7-43.7-GHz Low-Power Consumption Variable Gain Distributed Amplifier in 90-nm CMOS
Chiu, Tzu-Yang
Wang, Yunshan
Wang, Huei
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2021, 31 (02) : 169 - 172
[45] A Time-to-Digital Converter for Low-Power Consumption Single Slope Analog-to-Digital Converters in a High-Speed CMOS Image Sensor
Li, Ziyi
Gao, Zhiyuan
MICROMACHINES, 2024, 15 (05)
[46] Designing a 9.3μW Low-Power Time-to-Digital Converter (TDC) for a Time Assisted SAR ADC
Wuerdig, Rodrigo N.
Canal, Bruno
Balen, Tiago R.
Bampi, Sergio
2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
[47] A low power CMOS time-to-digital converter based on duty cycle controllable pulse stretcher
Chen, Chun-Chi
Chen, Poki
Shen, You-Sheng
ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 316 - +
[48] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop
Kumar, Sathish T. M.
Periasamy, P. S.
Nandhini, G.
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
[49] A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps
Lu, Ping
Liscidini, Antonio
Andreani, Pietro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1626 - 1635
[50] Design of low-power fast VCSEL drivers for high-density links in 90-nm SOICMOS
Sialm, G
Kromer, C
Ellinger, F
Morf, T
Erni, D
Jäckel, H
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (01) : 65 - 73

← 1 2 3 4 5 →