A High-Frequency Transconductance Method for Characterization of High-κ Border Traps in III-V MOSFETs

被引：72
|
作者：
Johansson, Sofia [1 ]
Berg, Martin [2 ]
Persson, Karl-Magnus [2 ]
Lind, Erik [2 ]
机构：
[1] Lund Univ, Div Solid State Phys, S-22100 Lund, Sweden
[2] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2013年 / 60卷 / 02期
基金：
瑞典研究理事会;
关键词：
Al2O3; border traps; frequency; HfO2; high-k; InAs; InGaAs; interface traps; metal-oxide-semiconductor field-effect transistor (MOSFET); nanowire (NW); transconductance;
D O I：
10.1109/TED.2012.2231867
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel method that reveals the spatial distribution of border traps in III-V metal-oxide-semiconductor field-effect transistors (MOSFETs) is presented. The increase in transconductance with frequency is explored in a very wide frequency range (1 Hz-70 GHz) and a distributed RC network is used to model the oxide and trap capacitances. An evaluation of vertical InAs nanowire MOSFETs and surface-channel InGaAs MOSFETs with Al2O3/HfO2 high-kappa gate dielectric shows a deep border-trap density of about 10(20) cm(-3) eV(-1) and a near-interfacial trap density of about 10(21) cm(-3) eV(-1). The latter causes an almost steplike increase in transconductance at 1-10 GHz. This demonstrates the importance of high-frequency characterization of high-kappa di-electrics in III-V MOSFETs.
引用
收藏
页码：776 / 781
页数：6
相关论文
共 50 条
  • [21] Simulation Study of High Performance III-V MOSFETs for Digital Applications
    K. Kalna
    L. Yang
    A. Asenov
    Journal of Computational Electronics, 2003, 2 : 341 - 345
  • [22] High-k Dielectrics for Ge, III-V and Graphene MOSFETs
    Banerjee, S.
    Tutuc, E.
    Kim, S.
    Akyol, T.
    Jamil, M.
    Shahrjerdi, D.
    Donnelly, J.
    Colombo, L.
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7, 2009, 25 (06): : 285 - 299
  • [23] Simulation Study of High Performance III-V MOSFETs for Digital Applications
    Kalna, K.
    Yang, L.
    Asenov, A.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 341 - 345
  • [24] Calculation of the electron mobility in III-V inversion layers with high-κ dielectrics
    O'Regan, T. P.
    Fischetti, M. V.
    Soree, B.
    Jin, S.
    Magnus, W.
    Meuris, M.
    JOURNAL OF APPLIED PHYSICS, 2010, 108 (10)
  • [25] III-V nitride-based two terminal devices for high power, high-frequency, high-power applications
    Pavlidis, D
    2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 384 - 387
  • [26] High-performance III-V MOSFETs enabled by atomic layer deposition
    Ye, Peide D.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1421 - 1424
  • [27] Schrodinger-Poisson and Monte Carlo analysis of III-V MOSFETs for high frequency and low consumption applications
    Shi, Ming
    Saint-Martin, Jerome
    Bournel, Arnaud
    Dollfus, Philippe
    SISPAD 2010 - 15TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2010, : 83 - 86
  • [28] A HIGH-FREQUENCY CMOS LINEAR TRANSCONDUCTANCE ELEMENT
    PARK, CS
    SCHAUMANN, R
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (11): : 1132 - 1138
  • [29] Sub-micron, metal gate, high-κ dielectric, implant-free, enhancement-mode III-V MOSFETs
    Moran, D. A. J.
    Hill, R. J. W.
    Li, X.
    Zhou, H.
    McIntyre, D.
    Thoms, S.
    Droopad, R.
    Zurcher, P.
    Rajagopalan, K.
    Abrokwah, J.
    Passlack, M.
    Thayne, I. G.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 466 - +
  • [30] HIGH-FREQUENCY SWITCHING OF POWER MOSFETS
    HINCHLIFFE, S
    HOBSON, L
    PESC 89 RECORD, VOLS 1 AND 2: 20TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, 1989, : 190 - 197
12345