Multi-level Hierarchical Meshing for Nanotopologies in Volumetric Method of Moments

被引：0
|
作者：
Zheng, Xuezhi [1 ]
Vandenbosch, Guy A. E. [1 ]
Verellen, Niels [2 ,3 ]
Moshchalkov, Victor V. [2 ]
机构：
[1] Katholieke Univ Leuven, Dept Elect Engn, ESAT TELEMIC, Leuven, Belgium
[2] Katholieke Univ Leuven, Inst Nanoscale Phys & Chem, INPAC, Leuven, Belgium
[3] IMEC, Leuven, Belgium
来源：
2012 42ND EUROPEAN MICROWAVE CONFERENCE (EUMC) | 2012年
关键词：
Method of Moments (MoM); nano-structures; plasmonics; optical frequencies; STRATIFIED DIELECTRIC MEDIUM; FIELD;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Due to the relationship between charge dimensionality and singular field behavior, the stand-alone half rooftop is allowed to exist in the volumetric description of a topology carrying a three dimensional current. This leads to the possibility of using multi-level meshing to describe nanotopologies. The meshing scheme is validated by numerical calculations and experiments.
引用
收藏
页码：84 / 87
页数：4
相关论文
共 50 条
  • [21] Text to multi-level MindMapsA novel method for hierarchical visual abstraction of natural language text
    Mohamed Elhoseiny
    Ahmed Elgammal
    Multimedia Tools and Applications, 2016, 75 : 4217 - 4244
  • [22] Text to multi-level MindMaps A novel method for hierarchical visual abstraction of natural language text
    Elhoseiny, Mohamed
    Elgammal, Ahmed
    MULTIMEDIA TOOLS AND APPLICATIONS, 2016, 75 (08) : 4217 - 4244
  • [23] Service Oriented Dynamic Coordination Method Based on Role for Multi-level Hierarchical Information Systems
    Wang Chengyao
    Zheng Xuefeng
    Tu Xuyan
    Gao Shaobo
    CHINESE JOURNAL OF ELECTRONICS, 2013, 22 (02): : 253 - 257
  • [24] A hierarchical linked cell method based on scale-proportional multi-level DEM grids
    Chen, Jun
    Zhang, Jingxin
    POWDER TECHNOLOGY, 2024, 448
  • [25] Hierarchical synthesis of multi-level design parameters in assembly system
    Franciosa, Pasquale
    Ceglarek, Dariusz
    CIRP ANNALS-MANUFACTURING TECHNOLOGY, 2015, 64 (01) : 149 - 152
  • [26] Design and optimization of multi-level TAM architectures for hierarchical SOCs
    Iyengar, V
    Chakrabarty, K
    Krasniewski, MD
    Kumar, GN
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 299 - 304
  • [27] Trireme: Exploration of Hierarchical Multi-level Parallelism for Hardware Acceleration
    Zacharopoulos, Georgios
    Ejjeh, Adel
    Jing, Ying
    Yang, En-Yu
    Jia, Tianyu
    Brumar, Iulian
    Intan, Jeremy
    Huzaifa, Muhammad
    Adve, Sarita
    Adve, Vikram
    Wei, Gu-Yeon
    Brooks, David
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (03)
  • [28] Hierarchical cache coherency protocol in a multi-level multiprocessors system
    Patel, P
    Razzaque, MM
    INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 11TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1998, : 110 - 114
  • [29] A multi-level hierarchical communication network architecture for distributed generators
    Myongsoo Kim
    Younghyun Kim
    Nogil Myoung
    Electrical Engineering, 2015, 97 : 303 - 312
  • [30] Multi-level hierarchical interface-based supervisory control
    Hill, R. C.
    Cury, J. E. R.
    de Queiroz, M. H.
    Tilbury, D. M.
    Lafortune, S.
    AUTOMATICA, 2010, 46 (07) : 1152 - 1164
12345