Dynamic Voltage and Frequency Scaling in Parallel Network Processors

被引:0
|
作者
Bolla, Raffaele [1 ]
Bruschi, Roberto
Lombardo, Chiara [1 ]
机构
[1] Univ Genoa, DYNATECH, Genoa, Italy
来源
2012 IEEE 13TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR) | 2012年
关键词
green networking; low power idle; adaptive rate;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we consider energy-aware network devices (e.g. routers, switches, etc.) able to trade their energy consumption for packet forwarding performance by means of DVFS techniques. We focus on state-of-the-art packet processing engines, which generally represent the most energy-starving components of network devices, and which are often composed of a number of parallel pipelines to "divide and conquer" the incoming traffic load. Our goal is to control both the power configuration of pipelines, and the way to distribute traffic flows among them, in order to optimize the trade-off between energy consumption and network performance indexes. With this aim, we propose and analyze a constrained optimization policy, which tries to find the best trade-off between power consumption and packet latency times. In order to deeply understand the impact of such policy, a number of tests have been performed by using real-world traffic traces.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Voltage scaling and dark silicon in symmetric multicore processors
    Nejatollahi, Hamid
    Salehi, Mostafa E.
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (10): : 3958 - 3973
  • [42] Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs
    Das, Bishnu Prasad
    Onodera, Hidetoshi
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2535 - 2548
  • [43] I-DVFS: Instantaneous Frequency Switch During Dynamic Voltage and Frequency Scaling
    Gendler, Alex
    Knoll, Ernest
    Sazeides, Yiannakis
    IEEE MICRO, 2021, 41 (05) : 76 - 84
  • [44] PARALLEL SORTING IN A RING NETWORK OF PROCESSORS
    HONG, YC
    PAYNE, TH
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (03) : 458 - 464
  • [45] Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs
    Jafri, Syed M. A. H.
    Ozbag, Ozan
    Farahini, Nasim
    Paul, Kolin
    Hemani, Ahmed
    Plosila, Juha
    Tenhunen, Hannu
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2015, 11 (04)
  • [46] Frame-Based Dynamic Voltage and Frequency Scaling for an MPEG Player
    Choi, Kihwan
    Cheng, Wei-Chung
    Pedram, Massoud
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (01) : 27 - 43
  • [47] Dynamic Voltage and Frequency Scaling for Neuromorphic Many-Core Systems
    Hoeppner, Sebastian
    Yan, Yexin
    Vogginger, Bernhard
    Dixius, Andreas
    Partzsch, Johannes
    Neumaerker, Felix
    Hartmann, Stephan
    Schiefer, Stefan
    Scholze, Stefan
    Ellguth, Georg
    Cederstroem, Love
    Eberlein, Matthias
    Mayr, Christian
    Temple, Steve
    Plana, Luis
    Garside, Jim
    Davison, Simon
    Lester, David R.
    Furber, Steve
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
  • [48] Implementation of Dynamic Voltage Frequency Scaling on a Processor for Wireless Sensing Applications
    Albert Antonio, Ryan
    Mari de la Costa, Rafael
    Rolf Ison, Aldrin
    Kaiser Lim, Wesley
    Adrian Pajado, Robert
    Bianca Roque, Deanne
    Yutuc, Ruelle
    Vincent Densing, Chris
    Theresa de Leon, Maria
    Rosales, Marc
    Alarcon, Louis
    TENCON 2017 - 2017 IEEE REGION 10 CONFERENCE, 2017, : 2955 - 2960
  • [49] Low Power Multiplier Using Dynamic Voltage And Frequency Scaling (DVFS)
    Garg, Deepak
    Sharma, Rajender
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 560 - 564
  • [50] ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling
    Tavana, Mohammad Khavari
    Hajkazemi, Mohammad Hossein
    Pathak, Divya
    Savidis, Ioannis
    Homayoun, Houman
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (02) : 249 - 261