Stochastic iterative decoders

被引:0
|
作者
Winstead, C [1 ]
Gaudet, VC [1 ]
Rapley, A [1 ]
Schlegel, C [1 ]
机构
[1] Utah State Univ, ECE Dept, Logan, UT 84322 USA
关键词
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
This paper presents a stochastic algorithm for iterative error control decoding. We show that the stochastic decoding algorithm is an approximation of the sum-product algorithm. When the code's factor graph is a tree, as with trellises, the algorithm approaches maximum a-posteriori decoding. We also demonstrate a stochastic approximations to the alternative update rule successive relaxation. Stochastic decoders have very simple digital implementations which have almost no RAM requirements. We present example stochastic decoders for a trellis-based Hamming code, and for a Block Turbo code constructed from Hamming codes.
引用
收藏
页码:1116 / 1120
页数:5
相关论文
共 50 条
  • [41] High-speed interfaces for analog, iterative VLSI decoders
    Helfenstein, M
    Lustenberger, F
    Loeliger, A
    Tarköy, F
    Moschytz, GS
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 428 - 431
  • [42] Strategies for Reducing Decoding Cycles in Stochastic LDPC Decoders
    Wu, Di
    Chen, Yun
    Zhang, Qichen
    Ueng, Yeong-luh
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (09) : 873 - 877
  • [43] Analysis and Design of Finite Alphabet Iterative Decoders Robust to Faulty Hardware
    Dupraz, Elsa
    Declercq, David
    Vasic, Bane
    Savin, Valentin
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2015, 63 (08) : 2797 - 2809
  • [44] Finite Alphabet Iterative Decoders for LDPC Codes: Optimization, Architecture and Analysis
    Cai, Fang
    Zhang, Xinmiao
    Declercq, David
    Planjery, Shiva Kumar
    Vasic, Bane
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (05) : 1366 - 1375
  • [45] Design of fixed-point iterative decoders for concatenated codes with interleavers
    Montorsi, G
    Benedetto, S
    GLOBECOM '00: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1- 3, 2000, : 801 - 806
  • [46] On the dynamics of analog min-sum iterative decoders, an analytical approach
    Hemati, Saied
    Yongacoglu, Abbas
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, 2007, : 326 - +
  • [47] Performance Evaluation of Faulty Iterative Decoders using Absorbing Markov Chains
    Ivanis, Predrag
    Vasic, Bane
    Decleraq, David
    2016 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2016, : 1566 - 1570
  • [48] A New Performance Evaluation Metric for Sub-Optimal Iterative Decoders
    Singh, Ashwani
    Al-Ghouwayel, Ali
    Masera, Guido
    Boutillon, Emmanuel
    IEEE COMMUNICATIONS LETTERS, 2009, 13 (07) : 513 - 515
  • [49] Design issues in the implementation of versatile, high-speed iterative decoders
    Benedetto, Sergio
    Dinoi, Libero
    Montorsi, Guido
    Tarable, Alberto
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 2007, 18 (05): : 529 - 540
  • [50] Message-Aggregation Enhanced Iterative Hard-Decision Decoders
    Brkic, Srdan
    Ivanis, Predrag
    Vasic, Bane
    Declercq, David
    2016 INFORMATION THEORY AND APPLICATIONS WORKSHOP (ITA), 2016,