共 50 条
- [41] High-speed interfaces for analog, iterative VLSI decoders ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 428 - 431
- [45] Design of fixed-point iterative decoders for concatenated codes with interleavers GLOBECOM '00: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1- 3, 2000, : 801 - 806
- [46] On the dynamics of analog min-sum iterative decoders, an analytical approach 2007 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY PROCEEDINGS, VOLS 1-7, 2007, : 326 - +
- [47] Performance Evaluation of Faulty Iterative Decoders using Absorbing Markov Chains 2016 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2016, : 1566 - 1570
- [49] Design issues in the implementation of versatile, high-speed iterative decoders EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 2007, 18 (05): : 529 - 540
- [50] Message-Aggregation Enhanced Iterative Hard-Decision Decoders 2016 INFORMATION THEORY AND APPLICATIONS WORKSHOP (ITA), 2016,