THERMAL RESISTANCE MEASUREMENT AND THERMAL NETWORK ANALYSIS OF PRINTED CIRCUIT BOARD WITH THERMAL VIAS

被引:0
|
作者
Hatakeyama, Tomoyuki [1 ]
Ishizuka, Masaru [1 ]
Nakagawa, Shinji [1 ]
Takakuwa, Sadakazu [1 ]
机构
[1] Toyama Prefectural Univ, Dept Mech & Syst Engn, Imizu, Toyama 9390398, Japan
关键词
CONDUCTIVITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Thermal vias are widely used to reduce thermal resistance of a printed circuit board (PCB). However, fine via structure becomes an obstacle to computational fluid dynamics (CFD) simulation because fine structure requires a huge number of meshes. Therefore, an efficient modeling method of thermal via structure is needed to reduce computational time. In this paper, an effect of thermal vias on reduction of thermal resistance was experimentally and numerically investigated to gather fundamental data for thermal management of electronics. We used printed circuit board models with some kind of arrangements of thermal vias. Board materials and copper dissipating pad patterns were explored as experimental parameters. Copper pipes (unfilled vias) or rods (filled vias), the diameter of which was 1.5, 3.0 and 5.0 mm, were used as thermal via. Three materials (Glass epoxy, Stainless, and Polycarbonate), thermal conductivity of which were different, were used as board materials. The experimental results showed that area of heat dissipating copper pad patterns and board materials have strong effect on the temperature rise of the heat source. On the other hand, the number of thermal vias and via shapes have no effect on the heat source temperature. Then we performed thermal network analysis to evaluate the experimental results. From the results of the thermal network analysis, it was confirmed that an effect of thermal via is saturated at certain ratio of via area.
引用
收藏
页码:251 / 258
页数:8
相关论文
共 50 条
  • [21] Thermal Resistance of Light Emitting Diode PCB with Thermal vias
    Lee, Hyo Soo
    Shin, Hyung Won
    Jung, Seung Boo
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (04) : 3210 - 3213
  • [22] Measurement and simulation of junction to board thermal resistance and its application in thermal modeling
    Joiner, Bennett
    Adams, Vance
    Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 1999, : 212 - 220
  • [23] Measurement and simulation of junction to board thermal resistance and its application in thermal modeling
    Joiner, B
    Adams, V
    FIFTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 1999, : 212 - 220
  • [24] Thermal-Electric Activated Ions Diffusion on Printed Circuit Board
    Yeoh, Lai-Seng
    Chong, Kok-Cheng
    Li, Susan
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 54 - 57
  • [25] A particle swarm optimization approach in printed circuit board thermal design
    Alexandridis, Alex
    Paizis, Evangelos
    Chondrodima, Eva
    Stogiannos, Marios
    INTEGRATED COMPUTER-AIDED ENGINEERING, 2017, 24 (02) : 143 - 155
  • [26] An interactive and integrated thermal characterization of component placement on a printed circuit board
    Blanchard, JL
    Louage, S
    MICROELECTRONICS JOURNAL, 1997, 28 (03) : 209 - 219
  • [27] Experimental research of active thermal testing of the printed circuit board holes
    Plotnikov, Y
    Poliakhov, M
    Chernov, L
    REVIEW OF PROGRESS IN QUANTITATIVE NONDESTRUCTIVE EVALUATION, VOLS 19A AND 19B, 2000, 509 : 1911 - 1917
  • [28] Thermal Design Optimization of the Printed Circuit Board through Area Reduction
    Dragan, Cristina Mihaela
    Lelea, Dorin
    HEAT TRANSFER ENGINEERING, 2021, 43 (3-5) : 248 - 256
  • [29] Flexible Thermal Ground Planes Fabricated With Printed Circuit Board Technology
    Liew, Li-Anne
    Lin, Ching-Yi
    Lewis, Ryan
    Song, Susan
    Li, Qian
    Yang, Ronggui
    Lee, Y. C.
    JOURNAL OF ELECTRONIC PACKAGING, 2017, 139 (01)
  • [30] OPTIMUM VIAS DISTRIBUTION TO A PRINTED CIRCUIT BOARD
    Plesca, Adrian
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2008, 59 (06): : 332 - 338