A 1.5V, wide-input range, high-bandwidth, CMOS four-quadrant analog multiplier

被引：19
|
作者：
Sawigun, Chutham [1 ]
Mahattanakul, Jirayuth [1 ]
机构：
[1] Mahanakorn Univ Technol, Dept Elect Engn, Fac Engn, Bangkok 10530, Thailand
来源：
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年
关键词：
D O I：
10.1109/ISCAS.2008.4541918
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A low-voltage low-power CMOS four quadrant analog multiplier based directly on a cross-coupled squarer topology and suitable for the deep submicron technology is presented. Simulation results using 0.35-mu m process parameters show that, when operated under a 1.5V single supply, the proposed multiplier consumes 290 mu W of quiescent power, its linear range with respect to both differential input voltages is +/- 0.4 V and its bandwidth is about 100MHz.
引用
收藏
页码：2318 / 2321
页数：4
相关论文
共 50 条
  • [1] +/-1.5V CMOS four-quadrant multiplier
    Li, SC
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 429 - 432
  • [2] 1.5V four-quadrant CMOS current multiplier/divider
    De La Cruz-Blas, CA
    López-Martín, AJ
    Carlosena, A
    ELECTRONICS LETTERS, 2003, 39 (05) : 434 - 436
  • [3] High Bandwidth Four-Quadrant Analog Multiplier
    Nikseresht, Sasan
    Azhari, Seyed Javad
    Danesh, Mohammadhadi
    2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
  • [4] A 1.2 V CMOS four-quadrant analog multiplier
    Hsiao, SY
    Wu, CY
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 241 - 244
  • [5] A Highly Linear and Wide Input Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback
    Huang, Zhangcai
    Jiang, Minglu
    Inoue, Yasuaki
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06): : 806 - 814
  • [6] A wide dynamic range four-quadrant CMOS analog multiplier using active feedback
    Huang, Zhangcai
    Inoue, Yasuaki
    Yu, Hong
    Zhang, Quan
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 708 - +
  • [7] A 1.2-V CMOS four-quadrant analog multiplier
    Blalock, BJ
    Jackson, SA
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 1 - 4
  • [8] DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier
    Basak, Muhammed Emin
    Ozer, Emre
    Kacar, Firat
    Ozenli, Deniz
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2020, 50 (02): : 137 - 146
  • [9] Four-Quadrant CMOS Analog Current Multiplier Using Frequency Compensation and 1.5 V Supply
    Bansal, Urvashi
    Masiwal, Pankaj
    Yadav, Monika
    Mohlia, Mohit
    Raj, Niranjan
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2021, 46 (10) : 9849 - 9865
  • [10] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
12345