Using Security Invariant to Verify Confidentiality in Hardware Design

被引:1
|
作者
Kong, Shuyu [1 ]
Shen, Yuanqi [1 ]
Zhou, Hai [1 ]
机构
[1] Northwestern Univ, Evanston, IL 60208 USA
关键词
INFORMATION-FLOW;
D O I
10.1145/3060403.3060456
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the increasing complexity of design process, outsourcing, and use of third-party blocks, it becomes harder and harder to prevent Trojan insertion and other malicious design modifications. In this paper, we propose to deploy security invariant as carried proof to prevent and detect Trojans and malicious attacks and to ensure the security of hardware design. Non-interference with down-grading policy is checked for confidentiality. Contrary to existing approaches by type checking, we develop a method to model-check a simple safety property on a composed machine. Down-grading is handled in a better way in model-checking and the effectiveness of our approach is demonstrated on various Verilog benchmarks.
引用
收藏
页码:487 / 490
页数:4
相关论文
共 50 条
  • [21] Hardware/Software Co-Design for Sensor Security
    Barua, Anomadarshi
    Al Faruque, Mohammad Abdullah
    Serpanos, Dimitrios
    COMPUTER, 2023, 56 (05) : 122 - 125
  • [22] SRAM Security and Vulnerability To Hardware Trojan: Design Considerations
    Saeidi, Roghayeh
    Nabavi, Morteza
    Savaria, Yvon
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 722 - 725
  • [23] AN IN-DEPTH VISION TO HARDWARE DESIGN SECURITY VULNERABILITIES
    Younis, Zainab
    Mahmood, Basim
    JORDANIAN JOURNAL OF COMPUTERS AND INFORMATION TECHNOLOGY, 2022, 8 (01): : 33 - 44
  • [24] Security Challenges in Automotive Hardware/Software Architecture Design
    Sagstetter, Florian
    Lukasiewycz, Martin
    Steinhorst, Sebastian
    Wolf, Marko
    Bouard, Alexandre
    Harris, William R.
    Jha, Somesh
    Peyrin, Thomas
    Poschmann, Axel
    Chakraborty, Samarjit
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 458 - 463
  • [25] Design and LSI Prototyping of Security Module with Hardware Trojan
    Yoshikawa, Masaya
    Tsukadaira, Takuya
    Kumaki, Takeshi
    2015 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2015, : 426 - 427
  • [26] ASIC design of IPSec hardware accelerator for network security
    Ha, CS
    Lee, JH
    Leem, DS
    Park, MS
    Choi, BY
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 168 - 171
  • [27] Design and Integration Challenges of Building Security Hardware IP
    Wachs, Megan
    Ip, Daniel
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [28] Hardware security: Preparing students for the next design frontier
    Koushanfar, Farinaz
    Potkonjak, Miodrag
    2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2007, : 67 - +
  • [29] Design of Asynchronous Polymorphic Logic Gates for Hardware Security
    Bernard, Chandler
    Bryant, William
    Becker, Richard
    Di, Jia
    2021 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2021,
  • [30] Learning Semantic Representations to Verify Hardware Designs
    Vasudevan, Shobha
    Jiang, Wenjie
    Bieber, David
    Singh, Rishabh
    Shojaei, Hamid
    Ho, Richard
    Sutton, Charles
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 34 (NEURIPS 2021), 2021, 34