Design and Development of FPGA-based High-Performance Radar Data Stream Mining System

被引:1
|
作者
Liu, Ying [1 ,2 ]
Ma, Pengshan [1 ]
Cui, Hongyuan [1 ]
机构
[1] Univ Chinese Acad Sci, Sch Comp & Control, Beijing 101408, Peoples R China
[2] Chinese Acad Sci, Key Lab Big Data Min & Knowledge Management, Beijing 100190, Peoples R China
关键词
data mining; clustering; signal processing; FPGA; parallel computing;
D O I
10.1016/j.procs.2015.07.147
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Radar signal sorting is a key technique in electronic reconnaissance systems and is currently an important research direction in radar signal processing. Clustering, one of data mining techniques, has been adopted to solve radar sorting problem. However, none of the existing clustering-based methods is able to perform real-time analysis on high speed radar stream. Therefore, in this paper, we propose, design and implement a high performance FPGA-based data stream mining system to perform real-time radar signal sorting on continuous data stream. Firstly, a density-based clustering algorithm is proposed for radar signal sorting; secondly, FPGA-based program of the clustering algorithm is designed and implemented; thirdly, the FPGA board is designed and implemented. Experiments are performed on the board we designed. The results show that the proposed system can achieve real-time radar signal sorting on FPGA, and the resource consumption on FPGA is very low. The clustering algorithm is efficient in terms of accuracy. (C) 2015 Published by Elsevier B.V.
引用
收藏
页码:876 / 885
页数:10
相关论文
共 50 条
  • [31] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [32] FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 60 - 72
  • [33] High-Performance Computation of LGCA Fluid Dynamics on an FPGA-Based Platform
    Du, Changdao
    Firmansyah, Iman
    Yamaguchi, Yoshiki
    2020 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION SYSTEMS (ICCCS 2020), 2020, : 520 - 525
  • [34] FACL: A Flexible and High-Performance ACL engine on FPGA-based SmartNIC
    Jia, Chengjun
    Li, Chenglong
    Li, Yifan
    Hu, Xiaohe
    Li, Jun
    2022 IFIP NETWORKING CONFERENCE (IFIP NETWORKING), 2022,
  • [35] A high-performance FPGA-based multicrossbar prioritized network-on-chip
    Alaei, Mohammad
    Yazdanpanah, Fahimeh
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (06):
  • [36] A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL DIAGNOSIS
    Chowdhury, Shubhajit Roy
    Saha, Hiranmay
    IEEE MICRO, 2008, 28 (05) : 38 - 52
  • [37] High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
    Ullah, Salim
    Rehman, Semeen
    Shafique, Muhammad
    Kumar, Akash
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (02) : 211 - 224
  • [38] A HIGH PRECISION FPGA-BASED ACTIVE RADAR CALIBRATOR
    Chu, Chih-Yuan
    Chen, Kun-Shan
    2011 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM (IGARSS), 2011, : 432 - 435
  • [39] A High Performance FPGA-based Accelerator Design for End-to-End Speaker Recognition System
    Jiao, Mingjun
    Li, Yue
    Dang, Pengbo
    Cao, Wei
    Wang, Lingli
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 215 - 223
  • [40] Bandwidth Compression of Floating-Point Numerical Data Streams for FPGA-Based High-Performance Computing
    Ueno, Tomohiro
    Sano, Kentaro
    Yamamoto, Satoru
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)